

Preparation of Calice DAQ2 for test beams

Vincent Boudry, Rémi Cornat, Franck Gastaldi, Nicolas Roche, Muriel Cerutti *LLR, École polytechnique–CNRS/IN2P3*

> Guillaume Vouters LAPP, U. de Savoie-CNRS/IN2P3

Christophe Combaret IPNL, U. Claude-Bernard-CNRS/IN2P3

Calice collaboration meeting CERN 20/05/2011





CALICE DAQ2 scheme



Vincent.Boudry@in2p3.fr CALICE Tech Board SDHCAL readiness review | IPNL | 3/2/2011

2/28

CALICE DAQ2 scheme



 LDA-DIF on HDMI (Config, Control, Data, Clock, Trig, Busy, Sync)

 Clock, Trig, Busy & Sync on HDMI (compatible LDA-DIF)

 Optique (alt. Cable) GigE

 Debug USB
 External Trigger

 ODR = Off Detector Receiver
 DCC = Data Concentrator Card
 CCC = Clock & Control Card

 DIF = Detetcor InterFace
 DIF = Detetcor InterFace

Vincent.Boudry@in2p3.fr CALICE Tech Board SDHCAL readiness review | IPNL | 3/2/2011

CALICE DAQ2 scheme



DHCAL Hardware DAQ elements

- 1 CCC: Clock & Control Card (8 LDA connections available)
- 3 LDA: Link Data aggregator
 (6 to 8 DCC connections available/LDA)
- 17 DCC: Data Concentrator Card (9 DIF connections available)
- 150 DIF: Detector InterFace
- 50 ASU: Active Sensor Unit

HW - CCC & LDA rack





Vincent.Boudry@in2p3.fr

DAQ2 status | CALICE Tech Board, 31/03/2011

Mechanical aspect

- Due to the special size of LDA, the mechanical team has install a support for each LDA in a chassis
- The HDMI cable from LDA to DCC will mounted on each side of the chassis



CERN CALICE week

HW - Cable

- All 273 HDMI 5-m long halogen free cables arrived (remaining ones yesterday)
 - ▶ 90 arrived 4 weeks ago
 - No single pbm found.
 - SDHCAL ones being machined (~1 mm to be removed on the sides to fit onto the DCC)
 - Mechanics checked on detector side
 - ► Up to now: all good.
- Now Available for all detectors







Vincent.Boudry@in2p3.fr

CERN CALICE week

Trig, Busy tests setup



Vincent.Boudry@in2p3.fr

CERN CALICE week

Busy : scope capture

Trig (NIM) → CCC → LDA → DCC → DIF
 BUSY ← CCC ← LDA ← DCC ←



Vincent.Boudry@in2p3.fr

CERN CALICE week

F. Gastaldi

(LLR)

Jitter measurement



Vincent.Boudry@in2p3.fr

CERN CALICE week

Intensive tests setup (octopus !)



Vincent.Boudry@in2p3.fr

CERN CALICE week

Intensity test

- The setup:
 - ► 2 DCC connected to 9 DIF and 1 DCC connected to 4 DIF.
 - ▶ We launch a test and check if it appear an error in packet or a loss in packet.
 - The test is a pseudo-random pattern generation from the DIF at the maximum data rate (16 bits at slow-clock) in continuous.
 - In normal mode, we have a data rate of 1 bit at slow-clock (speed of ASIC) or slighly above
 - readout using libLDA (C++ API for DAQ2).
- We made these tests for each LDA channel which work
- These test shown an acquisition without error or loss during several hours (between $\frac{1}{2}$ day to 1 week-end)
- We have succeeded to send and to receive data on DIF (ECAL or DHCAL).
 - However, we couldn't get a good acquisition on 10 LDA channels together. The average of good connection on each card is 7.
 - We haven't really investigate this issue because our priority was to get a stable behaviour with the intensive test.

Intensity tests

- ≠ configs
 - ▶ 1 LDA \leftarrow 6 DCC \leftarrow 2 DIFs
 - ▶ 1 LDA ← 10 DIFs :
 - 30 Mb/s
 - ► 1 LDA ← 9/10 DCCs ← 1 DIFs (depending on LDAs)
 - Achievable BW: ~ 32 MB/s (tbc with 10×40 Mb/s = 50 MB/s max th.)
 - 1st: High failure rate (2 10⁻⁴ error rate \Rightarrow 1 error / 10 s)
 - Found to be related with Copper Wire (Cl. 5 when Cl. 6 req^d for G-Eth)
 - ▶ With Opt. Fibre: error rate <**10**⁻¹⁴ failures (26 Mb/s × 60h)
- To be X-checked with fast signal presence
 - (warning from M. Warren)

Slow-control tests setup



FW - DIF

- Lot of progress since 1 ½ months
- Integration of Guillaume HardRoc code in Remi's framework
 - All vital functionality there
 - Config loading & checking
 - Data sending
 - Format ~specifications (header)
 - Trigger & BUSY
 - Migration to FM v2.1 (cleaner) done
 - ▶ Works on SDHCAL & ECAL DIF
 - HR2 & SPIROC2
 - Cleaning of code on-going for internal & external use (FCAL)
 - DIF code to be adapted (by FCAL's Witold Daniluk & Itamar Levy) for the readout of the FCAL samples



- 4× (8 channels front-end ASIC + 8 channels ADC ASIC) \rightarrow 32 channels.
- mini-WS mid-April @ LLR by RC.
 - part of AIDA 8.6.2 package...

Vincent.Boudry@in2p3.fr

DAQ2 status | CALICE Tech Board, 31/03/2011

	LDA	DCC	DIF's
Ethernet	✓ at full speed		
CCC	Clk; Trig; Busy	Clk; Trig; Busy	Clk; Trig; Busy
Nlinks up	10 32 MB/s	9	1
Fast Commands	✓	✓	✓
Block transfert (Config loading)	✓	✓	✓
Data	✔ (< 50 MHz)	✔ (< 50 MHz)	✓ (<50 MHz)
ROC			Structure; Config; R/W; modes ~✓ Data format

Generic code for all DIFs G. Vouters (LAPP)+ R. Cornat (LLR)

Vincent.Boudry@in2p3.fr

DAQ2 status | CALICE Tech Board, 31/03/2011

Basic function status (Python scripts)

- SDHCAL (1 LDA + 1 DCC + 1 DIF + 1 ASU(v2 : 24 HR2 ASICs))
 - Much work from G. Vouters (LAPP), F. Gastaldi (LLR), R. Cornat (LLR), N. Roche (LLR)
 - ► Config ✓
 - Data readout
 - High intensity tests... above required perf in term of data flux.
 - tested with to the limit
 - OK with ~10.43/16th of max bandwidth (9/16th required)
 - Test beam mode identical to USB readout
 - To be tested next!
 - Sync mode to be tested
- ECAL (1 LDA + 1 ECAL DIF + 1 Sweat proto + 4 Skyrocs ASU)
 - Config
 - ► Readout ~
- AHCAL
 - LDA readout started.

Integration SDHCAL (XDAQ)

- XDAQ+ libLDA (1 LDA + 1 DCC + 1 DIF + 1 SDHACL ASUv3 (⊃HR2b)
 - ► Configuration ✓
 - same set-up in LLR and IPNL
 - Setting & reading config
 - No basic problem with XDAQ integration
 - Step-by-step readout (DIF is PC driven)
 - ◆ (Config; Run mode; SW trigger → ROC; StopAcq; Readout)
 - with some glitches (redundant header, some bit shifts)
 - Was working with ASUv2
 - Boundary conditions being examined
 - Waiting for expert work (G. Vouters next week)
- First priority \rightarrow test in Beam Test mode.
 - readout on ext. trigger

Nicolas Roche (libLDA) Christophe Combaret (XDAQ)

Vincent.Boudry@in2p3.fr

CCC news - Sequencing

- Some new control commands should be instantiate in firmware for the test beam: start, stop acquisition, ram full and sync_mode.
 - Allows for sync restart of all DIF as soon as BUSY signal x
- These commands will be sent to the LDA. The LDA sends these commands in fast-command mode.

Nota: Guillaume and Franck will implement these functions in the coming days. They will need a few days to validate this link based on the UART protocol. Certainly tested at LYON next week (see the planning)

- CCC code based on stand-alone CCC-DIF code developed in LAPP for µMegas & GRPC test stands.
 - Specifications ready
- LDA modules already nearly completed.
- "Lower priority" (faster readout)

Planning and conclusions (low level)

- CCC is close to be ready. The latest improvements are underway
- DCC is ready, not really working on it now
- LDA firmware is currently in a correct state
 - ► The last features with the CCC is under development.
- ====
- The DAQ will be send to Lyon next week for the first tests with 6 RPC (18 DIF)
- ====
- June 1st, the DAQ will be send at the CERN
- Week of June 6th, cabling of the DAQ and first cosmic test

====

June 10th, DAQ is ready for the beam tests (we cross the fingers !!!...)

SW - CALICE integration

- Config DB
 - 1st prototype proposed by G. Baulieu (IPNL) 2 weeks ago
 - Configuration parameters for LDA, DCC, DIF and ASIC.
 - development DB at CC IN2P3

ipni

G. Baulieu

Possible evolutions

- The current model has been created from the DHCAL configuration (HR1, HR2, ...)
 - We can improve it to make it more generic (ASIC instead of HR2, ...). Need to decide now to avoid huge work later!
 - → Do we need to do the same for other parts (DIF, LDA, DCC...)?
- → The C++ library can also evolve :
 - → hr2Object->getCTest() → asicObject->getInt("CTEST")
 - → A new ASIC would be easy to integrate in the system





• Check Guilaume Baulieu Talk (next one)

• Link with CaliceDB \rightarrow SDHCAL contact Gerald Grenier

bard, 31/03/2011

Software: XDAQ framework

- dev^{ts} started @IPNL for electronics test using XDAQ in 2008
 - Ch. Combaret (IPNL)
 - Gained (a lot of) impulsion with involvment of L. Mirabito (resp. of DAQ SW for CMS tracker)
- Ran for ≥ 1 year in TB, Cosmics & Electronics test
 - USB readout
 - Interface to old LabView program
- Recent development
 - Writing of LCIO data in RAW format
 - versatile online analysis framework (root histos)
 - → Marlin Based



IPN Lyon

SW status

- Critical elements
 - Configuration DB : nearly complete
 - ► DAQ2 interface ↔ XDAQ : nearly complete
- Missing ancillaries



Vincent.Boudry@in2p3.fr CALICE Tech Board SDHCAL readiness review | IPNL | 3/2/2011

Implemented

Test - ECAL

- Test of SpiRoc2: Rémi Cornat + Stéphane Callier
- Basic functionality OK
 - ▶ but require some joggling between Labview generated Config file on Stephane laptop ↔ Linux DAQ PC





Integration status : ECAL

- Python testing
 - Preliminary phase:
 - ♦ Configuration ✓
 - Locked after a triggers
 - ◆ Data packet being splitted randomly (≠ from the SDHCAL)
- Migration to libLDA for intensity tests & use of GUI for configuration management. (useful for debugging → e.g. AHCAL ?)

🗙 Ecal-Tests Elec	
Connection Asic-SlowControl	
device type Spiroc2 selected file: FEV7_sc.txt Select New ConfigFile Display Config file save as:	External Communication Enable External Commands TRIG_EXT FLAG_EXT RAMPADC_EXT HOLD_EXT POWER Pulsing PA FS_1 FS_2 SH_HG_2 PA FS_1 FS_2 SH_HG_2 PA SH_HG_1 FTDC FDAC4B DISCTRG DUY_TRG DUY_TLC FDLY_LLD FDLY_RST ADC_1 FADC_2 FDISCADC FDISCASC SCA FBG FDAC_1 FDAC_2
Save Config Load ConfigFile	Disable Charge PreAmpifier 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Internal Test Capacitor Enable 15 14 13 12 1 0 Image: Charge PreAmpifier Image: Charge PreAmpifier 0 Image: Charge PreAmpifier <td< td=""></td<>

Plans

- HW: all is ready
 - syst. check of LDA "on demand"
- FW: (Hopefully) Final checks on critical FW
 - Still a bit of FW (data format...)
 - Glitches for ASUv3 to be tamed (next week)
- SW with XDAQ integration almost complete
- Implement automatic procedure on CCC
- More emphasis to be put on SW
 - DB (config [IPNL] / condition [CALICE])
 - analysis tools
 - Beam interface from DAQ1
 - ► GUI
- Started regular meetings on this topic

Installation in IPNL next week (Rack + 3 LDA + 17 DCC + carte + cables)