




Wir schaffen Wissen – heute für morgen




Paul Scherrer Institut

Roberto Dinapoli

roberto.dinapoli@psi.ch




EIGER characterization results



SPC= single photon counting; INT=charge integration
 UM=unknown mountain, BPM= beam position monitor

Single photon counting hybrid pixel detectors for synchrotron applications are aimed towards diffraction experiments

- Applications at CSAXs:
 - Scanning Coherent Small Angle X-ray Scattering
 - Coherent Diffractive Imaging
 - X-ray Photon Correlation Spectroscopy
- Protein Crystallography



- Single photon resolution
- No spatial distortion and uniform response
- Large dynamic range
- Large area



P
I
L
A
T
U
S



No of Modules	60
Module size	487 x 195 pixels (90k)
Detector Size	431 x 448 mm²
No of Pixels	2527 x 2463 pixels (6.2 * 10⁶ pixels)
Spatial resolution	0.172 x 0.172 mm²
Dynamic range:	20bits
Readout time	~2ms
Frame rate	5-10 Hz
Rate	1 MHz/pixel
Spatial distortion	Flat geometry
Dead area	~8.4 %

Requirements for an ideal detector

- Single photon resolution
- No spatial distortion and uniform response
- Large dynamic range
- Large area




P
I
L
A
T
U
S

+

- Small pixel size
- Small dead area
- Fast Frame Rate
- Simultaneous exposure and readout
- Negligible dead time
- High count rate of incoming photons



E
I
G
E
R



EIGER main features (I)

Technological process	UMC 0.25 μm
Radiation tolerance	Full radiation tolerant design (>4Mrad)
Analog Parameters	30 ns peaking time ~150 ns ret. Zero 8.8 $\mu\text{W}/\text{pixel}$ = 2.3 / Gain: 44.6 $\mu\text{V}/\text{e}^-$
Chip size	19.3 x 20.1 mm^2 (active 19.2x19.2 mm^2) > 2 x
Pixel size	75 x 75 μm^2 = / 5.3
Pixel array	256 x 256 = 65536 = 11.3 x
Count rate	3.4 x 10 ⁹ x-rays/ mm^2/s = 5.3 x (1-2 Mcounts/pixel/s)
Transistors, Matrix:	28.44M = 9.5 x
Periphery:	>120 000
Transistors density:	430/pixel, ~5 x

In red:
Improvement
factor with
respect to
PILATUS




EIGER main features (II)

Nominal power supplies	1.1 V (analog), 2V (digital), 1.8V (I/O)
Counter	12 bits, binary, configurable (4,8,12 bit mode), double buffered
Continuous readout	yes
Detector readout speed	~11 KHz @ 8 bit mode, (22 @ 4 bit) Detector size doesn't matter = up to ~2000 x (Clock=100 MHz DDR)
Threshold adjustment	6 bit DAC
XY-addressable analog out for testing	yes
Overflow control	yes

Both the chip and the readout electronics were totally redesigned, and almost all chip blocks are on silicon for the first time.


Project start: 02.2005, chip design as a one man project

The EIGER pixel




Gain	44.6 $\mu\text{V}/e^-$
Timing	151 ns (Ret.to 0 @ 1%)
Noise (simul.)	135 e-rms
Static power	8.8 $\mu\text{W}/\text{pixel}$ (~0.6W/chip)
Pixel counter	12 bits, binary, double buffered (cont. readout), configurable (4,8,12 bit mode)
Threshold adj.	6 bit DAC/pixel

The EIGER pixel on silicon




Pixel output stage



- Bump bond connection
- Preamp (TWELL)/shaper
- Comparator
 - Global threshold plus pixel trimming (6 bits)
- 12 bit counter
 - Counter logic
 - Buffered storage
 - Trim latches
 - Overflow logic

UMC 0.25 μm Technology, full radiation tolerant layout

EIGER readout architecture



Super column structure

- 8 columns/super column
- 32 super columns
- Current mode data buses

Token Shift Register

- Connects 4 bits of the counter storage cells or trimbits of a row to the bottom register

Bus receivers

- Perform I/V conversion

Multipurpose register

- Configurable serial/parallel I/O

Super serializers

- Serialize data sent to the pad


32 Data pads

- 100 MHz DDR, TWELL

Single chip test setup

- Pattern generator
- Python scripts
- Full Detector control GUI

1Gb Ethernet Data Link



ALL WAFERS FROM FIRST FOUNDRY LOT WERE OFF SPECS!

V_{th-P} +100mV off, V_{th-N} +60mV off the nominal value.

We received 4 replacement wafers (for free, LOT 2) which meet the specs (and work much better)

□ The samples

- several single **chips** tested with an **XRay tube and Fluorescence samples** for Trimming and Calibration.
- **1 chip tested** at the **PSI-Optics beam line** in two different periods (25-27/02/2011 and 17-21/03/2011). $E=10-16\text{KeV}$



Identify three modes of operation

- Fast
- Standard
- Low Noise

□ Single Chip Calibration Plan

Start with DACs settings from simulation
Optimize the DACs
Define a threshold trimming procedure
Measure different detector characteristic


- Energy calibration
- Noise
- Threshold dispersion
- Rate Capability
- Minimum Energy
- Radiation tolerance

Irradiation tests performed at the beam line with LOT 2 show that the chip is still operational after several tens of Mrad with minor re-biasing


Threshold calibration and low energy operation

Gain: setting of the preamp feedback bias voltage.

- XRay Tube - Gain= 1.4 (V)
- XRay Tube - Gain= 1.3 (V)
- XRay Tube - Gain= 1.2 (V)
- Beam Line - Gain= 1.1 (V)
- Beam Line - Gain= 1.0 (V)
- Beam Line - Gain= 0.9 (V)
- Beam Line - Gain= 0.8 (V)
- Beam Line - Gain= 0.7 (V)





- comparator is linear down to low energies
- minimum threshold $V_{thr} \sim 1.1V$; safe operation of the comparator @ 1V
- threshold energy as low as 2.5keV can be set in the highest gain mode
- a further higher gain could also be investigated




The plot shows the noise performance as a function of the photon energy for different preamp settings. In “very low noise” mode the chip has a noise of $\sim 100 e^-$. Threshold dispersions of $<30 e^-$ were also measured.


RATE CAPABILITIES

$$N_{det} = N_{inc} \cdot e^{-N_{inc} \cdot \tau}$$





- ▣ **Rate Capability:** monochromatic beam 20KeV
- ▣ Scattering of direct unfocused beam
- ▣ Al. filters to reduce the flux
- ▣ In each mode of operation Vcmp set @ half energy






Dried anchovy




- Image directly from detector
- No image processing
 - Pixels to pixel differences corrected by trimming



CPU fan




$V = 50KV, I = 1 mA$
 Chip in 8 bit Mode
 Exposure time $85\mu s$
 Dead time $3\mu s$
 Frame rate 11.4 kHz
 Fan speed 100Hz




Average Diffraction Pattern
Thousands of 50 us exposures



Structure and Form factors







Eiger fast frame rate:

Second long exposure series @ 20 kHz

45 us exposure and 5 us dead time between frames

Intensity Fluctuations to probe the dynamics

Intensity-Intensity Auto Correlation Function



Siegert relation,

$$g_2(q, \Delta t) = 1 + \beta |g_1(q, \Delta t)|^2$$


Normalized field correlation function


$$g_1(q, \Delta t) = e^{-Dq^2 \Delta t}$$

Brownian motion,

$$D = D_0 = \frac{kT}{6\pi\eta r}$$

Half Module System







Wild flower

No stitching, no trimming, with background correction




4cm





Dried anchovy




No stitching, no trimming, with background correction

Full module

500 k pixel Modules


- 38 X 77 mm² Sensitive area (Pilatus size)
- Parallel readout on half module base
- 8 GB on module data storage
- Front and Backend Boards
 - Boards have been produced and tested
 - Firmware and software is under development, almost ready
- Full Module High Density Interconnect
 - Flex PCB received and working
- Full module working!
- Bump bonding issues being addressed





**First working module after recovery from bump-bonding disaster.
No stitching, no trimming, no setup optimization, with background correction. New module.**


Shrew





**First working module after recovery from bump-bonding disaster.
No stitching, no trimming, no setup optimization, with background correction. New module.**


Robin






RAW DATA

~/Data10/eiger/ct/e14169_1_ct_000031.h5 (log.) 19:22:47
 file date: 15-Aug-2012 19:20:43, exposure time = 1.000 sec, frame average






Phase contrast image of a small area of a Pentium IV






Phase contrast image of a small area of a Pentium IV







Phase contrast image of a small area of a Pentium IV




EIGER 500k






- **Area: 23x23cm²**
- **Number of pixels: 9 million**
- **Frame rate: up to 23 kHz**
- **Developed for SLS cSAXS beamline**
- **Total (raw) data rate: 900Gb/s**

- We have a few Single chip test systems
 - High bump bond yield
 - The Eiger chip is operational
 - First x-ray images
 - Achieved a 22 kHz frame rate
 - First experiments
 - Time resolved
 - X-ray Photon Correlation Spectroscopy
- We are working towards modules
 - Front and Backend Boards
 - Boards have been produced and tested
 - Firmware and software almost ready
 - Half module system
 - Half module system is working
 - Full Module
 - Flex PCB (HDI) produced and working
 - First images taken with a prototype
 - First CSAXS experiment done
 - Bump bonding problems being addressed
- EIGER 9M prototype in early production phase



EIGER 9M






Many thanks to:




Anna Bergamaschi, Heiner Billich, Beat Henrich, Dominic Greiffenberg, Roland Horisberger, Ian Johnson, Dhanya Maliakal, Beat Meier, Aldo Mozzanica, Peter Oberta, Lukas Schaedler, Nick Schlumpf, Elmar Schmid, Bernd Schmitt, Xintian Shi, Akos Schreiber, Anja Schubert, Silvan Streuli, Dominic Suter, Valeria Radicci, Gerd Theidel.

SLS Detector Group





THANKS!



BACKUP SLIDES

- **Count rate: 1MHz/pixel (1.8×10^8 x-rays/mm²/s)**

Max. frame exposure time before overflow:

- T_{\max} @ 4 bit mode = 16 μ s
- T_{\max} @ 8 bit mode = 256 μ s
- T_{\max} @ 12 bit mode = 4 ms

Pilatus II:


- Same count rate
 - T_{\max} is about a second
- (but no continuous readout!)**

- **100 MHz DDR readout (PII:100 MHz)**

- T_{ro} @ 4 bit mode = 40.96 μ s
- T_{ro} @ 8 bit mode = 81.92 μ s
- T_{ro} @ 12 bit mode = 122.9 μ s
- In continuous readout mode, max. frame rate=1/readout time;
12.5 KHz @ 8 bit mode

Pilatus II:

- 100 MHz LVDS readout
- T_{ro} = 1.2 ms
- **BUT: Detector frame rate 5-10 Hz**



Requirements for an ideal detector

Both **SAXS mapping** & high resolution Coherent Scanning Microscopy need large (> 2 Mpixels), very fast and noise-less 2D detectors with a large dynamic range

- Single photon counting detector
- Modular detector system
- Parallel data transfer architecture

Smaller pixels will allow larger aperture and better statistical sampling

of coherent diffraction patterns (172 micron pixel are 'at the edge')

- Small pixel size
- No spatial distortion and uniform response

Scanning now usually done with a dead time of 50%

- Fast Frame Rate
- Simultaneous exposure and readout
- Negligible dead time

There is enough flux to go 10 to 100 times faster (depending on sample)

- High count rate of incoming photons



**E
I
G
E
R**




Fern leaf


No stitching, no trimming, no setup optimization, with background correction.

Very first module, 2 missing chips because of wirebonding problems

Chips from good wafers




- Distribution of I_{a^+} for a nominal V_{a^+} settings (1.14V) measured on the chips in one wafer (*Wafer test setup*)
- For the chip under test:
 - $I_{a^+} \sim 8\text{mA}$; $I_{ash^+} \sim 91\text{mA}$
 - $I_{a^+}/\text{pixel} \sim 122\text{nA}$; $I_{ash^+}/\text{pixel} \sim 1.40\mu\text{A}$
- I_{a^+} and I_{ash^+} are lower then expected \rightarrow
 - from sim. nom. $\sim 182\text{m}$
/pixel $\sim 2.78\mu\text{A}$
- Simulation: Lower analogue currents:
 - LOW power chip
 - BUT higher noise
 - Slower preamp.!




The present configuration can be defined as "**LOW POWER**" chip!


Shaper Oputput (mV)



Peaking time (ns)



Shaper output Noise (e⁻)



Plan:

- studying the analog signal and optimize the preamp. and shaper working point
- redefine the 3 mode of op. with improved the chip performances

EIGER: $2.8+1.4+1.4 \text{ uA} * 256*256 = 5.6 \text{ uA} * 65536 = 0.367 \text{ A} (=1.43 \text{ mA/col})$
 $2.8*1.14+(1.4+1.4)*2 * 256*256 = 8.8 \text{ uW} * 65536 = 0.576 \text{ W} (=0.156 \text{ W/cm}^2)$

PII: $4.6+4.6+3.6 \text{ uA} * 60*97 = 12.8 \text{ uA} * 5820 = 75.5 \text{ mA} (=1.26 \text{ mA/col})$
 $(4.6+4.6)*1.2 + 3.6*2.5 * 60*97 = 20 \text{ uW} * 5820 = 0.117 \text{ W} (=0.068 \text{ W/cm}^2)$

Transistor count:

170 nGAA

196 pLIN

68 pGAA

=434 transistors/pixel

=28.44M transistors in the matrix.



Transistor density:

~13 μm^2 /transistor (with TWELL)

(~12 μm^2 in the digital section)

PII: 517 transistors/pixel

3M transistors in the matrix

PII: 57.2 μm^2 /transistor (without TWELL)

Actual transistor density improvement:

4.4x+TWELL

Design started: 02.2005

→ Design supervision: almost none

→ Software and system management support: almost none

Tape-out to EURO PRACTICE: 26.02.09

->>Almost all chip blocks are on silicon for the first time

- First wafer (with some parameters off-specs) received back from foundry: 03.06.09

- Testing started: 10.06.09, the chip is not “smoking”

- First image with a Strontium source: 24.08.09

- First “high quality” image: 02.09.09

- First time at a beamline: 11.09.09

- First maximum speed x-ray movie: 28.09.09

- First wafer map: 23.08.10


- First real experiment at a beamline: xx.xx.11

- First 2 chip image: 17.05.11

- First half module image

- First full module image: 21.10.11

- First experiment at a beamline with a module: 15.08.12




First conference proceeding paper (ELBA '09):

“A new family of pixel detectors for high frame rate X-ray applications”

Nuclear Inst. and Methods in Physics Research, A

DOI information: 10.1016/j.nima.2009.10.043

EIGER 4M, four million pixel detector



Chip Specification

Columns	256 per Chip
Rows	256 per Chip
Bits	8 per Pixel
Framerate	12 000 Hz

¹⁾ 1 Gbit / s = 10⁹ bit / s

²⁾ 1 MByte / s = 1024 * 1024 * 8 bit / s

Detector Specification

	Modules	Chips	Pixel
Chip		1	65 536
Half-Module	0.5	4	262 144
Module	1	8	524 288
4M Detector	8	64	4 194 304
9M Detector	18	144	9 437 184

Data Size

	Bit	Byte
Chip	524 288	65 536
Half-Module	2 097 152	262 144
Module	4 194 304	524 288
4M Detector	33 554 432	4 194 304
9M Detector	75 497 472	9 437 184

Data Rate

	Gbit / s ¹⁾	MByte / s ²⁾
Chip	6.3	750
Half-Module	25.2	3 000
Module	50.3	6 000
4M Detector	402.7	48 000
9M Detector	906.0	108 000