

Design Patterns and Best Practices

Daniel Cámpora | thematic CERN School of Computing



Precision for computing

- Good practices
- Other standards: OpenCL, HIP, SYCL
- Middleware libraries: Alpaka, Kokkos
- Parallel design patterns
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com



When using decimal numbers, one typically uses floating point numbers. The IEEE 754 standard defines single precision, double precision, and half precision:



- Depends on your use case.
- Use the least you need.

Precision for Computing







need for **storage** and **arithmetic**!



What Precision Does Your Algorithm Need?

The answer may not be as simple as one-precision-fits-all. You should consider what precision you

Arithmetic	Stor
Double precision	Double p
Double precision	Single pr
Single precision	Single pr
Single precision	Half pre
Half precision	Half pre

age

recision

- recision
- recision
- ecision
- ecision

Precision



Precision Matters (a Lot) in GPUs

good performance with double precision.

Theoretical performance RTX 4090

(consumer) RTX 6000 ADA (professional) H100

(scientific)

This is especially true for GPUs, where you would have to go for scientific cards to be able to get

FP16 (TFLOPS)	FP32 (TFLOPS)	FP64 (TFLOPS)
82.58	82.58	1.29
91.06	91.06	1.42
204.9	51.22	25.61





The standard describes four rounding modes:

round to nearest (typically the default)

- round down
- round up
- round towards zero

In addition, Fused Multiply-Add (FMA) units add precision and performance when doing floating point operations... which changes slightly the result!

With no optimization flags, GPU compilers have FMAs turned on as opposed to CPU compilers. However, as a general rule one should not expect FP bit-level precision across different architectures or compilers, even if they run under the same standard!

Floating Point Rounding



Floating Point Rounding – An Example

Consider the dot product example:

 $\overline{a} =$

$$\begin{bmatrix} a_1 \\ a_2 \\ a_3 \\ a_4 \end{bmatrix} \quad \vec{b} = \begin{bmatrix} b_1 \\ b_2 \\ b_2 \\ b_3 \\ b_4 \end{bmatrix} \quad \vec{a} \cdot \vec{b} = a_1 b_1 + a_2 b_2 + a_3 b_4$$

 $a_3b_3 + a_4b_4$ -





Dot Product – Serial Approach

In the serial approach, every element is calculated sequentially.

```
for i from 1 to 4
     p = rn(a_i \ge b_i)
     t = rn(t + p)
```





Dot Product – FMA Method

Using FMAs, each subsequent multiplication and addition is done in one instruction.

 $t = rn(a_i \times b_i + t)$

Fused multiply-add



additions, in a Divide and Conquer approach.



Dot Product – Parallel Method

The parallel method divides the problem such that each multiplication is done, followed by the

$$p1 = rn (a_1 \times b_1)$$

$$p2 = rn (a_2 \times b_2)$$

$$p3 = rn (a_3 \times b_3)$$

$$p4 = rn (a_4 \times b_4)$$

$$sleft = rn (p_1 + p_2)$$

$$sright = rn (p_3 + p_4)$$

$$t = rn (sleft + sright)$$

return t





is

method exact serial FMA

parallel

Results

a = [1.907607, -0.7862027, 1.147311, 0.9604002]

result	
.0559587528435	0
.0559588074	0
.0559587515	0
.0559587478	0

b = [-0.9355000, -0.6915108, 1.724470, -0.7097529]

float value 0x3D65350158... 0x3D653510 0x3D653501 0x3D653500





Bear in mind with fast mode:

- Denormals are flushed to zero.

Compiler Flags

Last, you have some control over how your computation is done. You may want to consider *fast math*, which can impact performance and results quite substantially.

ode	flags
EE 754 mode efault)	-ftz=false
	-prec-div=t
	-prec-sqrt=
st mode	-ftz=true
	-prec-div=f
	-prec-sqrt=

Division and square root are not computed to the nearest FP value.

Daniel Cámpora – dcampora@nvidia.com

rue true

alse false



What is wrong with the following code?

A Practical Example

__global__ void shared_memory_example(float* dev_array) { for (int i = threadIdx.x; i < 256; i += blockDim.x) {</pre> dev_array[i] = 1 / std::sqrt(2. + dev_array[i]);



What is wrong with the following code?

Use compiler flag -Wdouble-promotion to avoid surprises!

A Practical Example

__global__ void shared_memory_example(float* dev_array) { for (int i = threadIdx.x; i < 256; i += blockDim.x) {</pre> dev_array[i] = 1 / std::sqrt(2. + dev_array[i]);

Daniel Cámpora – dcampora@nvidia.com





- Precision for computing
- Good practices
- Other standards: OpenCL, HIP, SYCL
- Middleware libraries: Alpaka, Kokkos
- Parallel design patterns
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com



- Every thread has a maximum number of registers it can use: In GPUs, this limit is configurable (typically between 63 and 255). • If this limit is surpassed, the kernel will use **local memory** as swap space. It is "local" because each thread has its own private area. It is actually stored in **global memory**
- (yes, the slow one).

Register Spilling



Developers have no control over the spilling process:

- Address of global memory where memory is swapped is resolved by compiler.
- Stores are cached in L1 memory.

Register Spilling (2)



Developers have no control over the spilling process:

- Address of global memory where memory is swapped is resolved by compiler.
- Stores are cached in L1 memory.

Spilling could hurt performance:

- Increases memory traffic.
- Increases instruction count.

Register Spilling (3)

Daniel Cámpora – dcampora@nvidia.com



Developers have no control over the spilling process:

- Address of global memory where memory is swapped is resolved by compiler.
- Stores are cached in L1 memory.

Spilling could hurt performance:

- Increases memory traffic.
- Increases instruction count.

But it is not always bad:

- If accesses are cached.
- If your code is not instruction-throughput limited.

Register Spilling (4)

Daniel Cámpora – dcampora@nvidia.com



- The developer has several tools to impact register spilling:
- Increase globally the amount of registers per kernel.
- Increase the amount of configurable L1 cache.
- Some compilers allow to specify non-caching loads for global memory.
- __launch_bounds__ (HIP, CUDA) Controls maximum threads per block and minimum blocks per SM. These two impact the number of registers in a kernel.

How to Deal With Register Spilling

One can evaluate the impact of register spilling through profiling.



files, containing **implementations**.

However, doing so in GPU code heavily affects performance. The reason is that the compiler optimizes functions to use a number of registers, shared memory and threads, and it cannot perform that optimization if the compilation unit cannot see all code involved.

In other words, if your __global__ function calls __device__ functions either free standing or within structs, those should be defined in either:

- The same source file.
- A header file, either **templated** or **inlined**.

Write Single-Source Kernels

It is possible to organize the code with several header files, containing **definitions**, and source



A Practical Use-case: The Velo Pixel Subdetector of LHCb

	600 т		
		16-02 2018	Modernize Search by t Phi search implemente Fastmath enabled.
		17-04 2018	Full VELO pipeline on OUSE shared memory in
	500 -	23-04 2018	Compiler setting maxr Stored VELO hits as 16 Optimized GPU prefix s Always consolidate tra Better default kernel c
		09-07 2018	Separate Fill candidate Use binary search in Fi Version employed for I
		24-09 2018	Use a three-hit class fo
		29-10 2018	Implemented GEC.
	400 -	27-04 2019	Use simplified scatter Implemented CPU pref
17	100	17-05 2019	Removed maxrregcou
		10-02	Move to configuration
Jupur		05-03 2020	Use half to store VELO Use AOS for VELO hit of
		23-03	Move sources of each
עורע רוו	300 -	01-04	Adopt pendulum searc Remove Fill candidates Use binary search in se Improvements to deco
nhaci		09-04 2020	Use module pairs inste Store hit phi in 16-bit i Use wrap-around searc
		01-05	Tune default number of
>	200 -	2020	
	100 -		
	0		
			04-2018

VELO Search by triplet performance evolution (GeForce RTX 2080 Ti)

triplet implementation. ted.				
GPU (decoding, clustering and tracking). n sorting algorithm.				
rregcount set to 64. 6-bit integers. sum. acks				
call parameters.				
tes and Weak tracks adder kernels. Fill candidates and in Forward search. IPDPS paper.				
for tracklets.				
function dx dx + dy dy. efix sum.				
unt setting. review (June, 2019).				
n framework.				
D hit coordinates. coordinates. TDR (April, 2020).				
compilation unit to single files.				
ch for initial doublet.				
seeding. oding.				
ead of single modules. integer. rch.			/	
of threads to 64. s according to parameter scan.				
07-2018 11-20	018	2-2019	05-2019	08-2019

Daniel Cámpora – dcampora@nvidia.com





- Precision for computing
- Good practices

• Other standards: OpenCL, HIP, SYCL

- Middleware libraries: Alpaka, Kokkos
- Parallel design patterns
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com



OpenCL 3.0 was released in September 2020:

- It has increased the flexibility by making every functionality from OpenCL 1.2 onwards optional and queryable.
- C++ for OpenCL adopts C++17.
- Unified specification.





- OpenCLTM (Open Computing Language) is a multi-vendor open standard for general-purpose parallel programming of heterogeneous systems that include CPUs, GPUs, and other devices.



OpenCL can either be compiled offline or online:

- architectures. Con: It needs to be JIT-compiled.

Offline compilation is supported through the clang compiler:



OpenCL Compilation

• Offline compilation: Kernel is pre-built with an OpenCL compiler. Pro: It runs with low invocation latency. Con: It is compiled for a specific architecture.

• Online compilation: Kernel source code is distributed instead. Pro: It can run on various



2.1.1. Restrictions to C++ features

The following C++ language features are not supported:

- already restricted in OpenCL C);
- Exceptions (C++17 [except]);

- Standard C++ libraries (C++17 [library]).

C++ for OpenCL

C++17 arrived with the release of C++ for OpenCL. The C++ support has some caveats:

Virtual functions (C++17 [class.virtual]);

 References to functions including member functions (C++17 [class.mfct]); • Pointers to class member functions (in addition to the regular non-member functions that are

dynamic_cast operator (C++17 [expr.dynamic.cast]);

Non-placement new/delete operators (C++17 [expr.new]/[expr.delete]);



- OpenCL hasn't changed since 2020.
- It gained back an <u>implementation by NVIDIA</u>.
- favor of ROCm).

For more information on OpenCL check out:

- Khronos website on OpenCL
- IWOCL 2021 presentation

Status of OpenCL as of 2024

At the same time, Apple stopped supporting OpenCL (in favor of Metal), and so did AMD (in





Daniel Cámpora – dcampora@nvidia.com

OpenCL 3.0 Adopters Already Shipping Conformant Implementations



includes:

- Support of frameworks (Tensorflow / Pytorch)
- Libraries (MIOpen / Blas / RCCL)
- Programming model (HIP)
- Inter-connect (OCD)

ROCm



ROCm is a platform that has appeared in recent years and is quickly evolving and adapting. It

Daniel Cámpora – dcampora@nvidia.com



framework.

- It supports C++17.
- intrusive.
- It supports AMD and NVIDIA targets.

HIP

HIP is a high performance, CUDA-like programming model that is built on an open and portable

It is almost a 1:1 copy of CUDA – most of the time changes required are very minimal and non-

Daniel Cámpora – dcampora@nvidia.com



- Library call prefix is hip instead of cuda.
- Warp size depends on GPU: 64 on AMD and 32 on NVIDIA.
- Profiling / debugging is not as advanced.
- Low-level calls are different, newer CUDA features are ahead of HIP support.
- Specialized hardware (tensor cores) is naturally not there.
- For more information: ROCm docs.

Differences Between HIP and CUDA



- OpenGL).





SYCL 2020's primary goal is to achieve closer convergence with ISO C++, furthering our work to bring parallel heterogeneous programming to modern C++ through open standards. It supports C++20, its intent is to become part of the standard. • It attempts to support *everything* (CPUs, AMD GPUs, NVIDIA GPUs, Intel GPUs, Intel FPGAs). SYCL is built on top of OpenCL and SPIR- (the low-level representation shared by eg. Vulkan or



It is another standard developed by the Khronos group (same as OpenCL).



From the Creators of...

From XKCD comic Standards (<u>https://xkcd.com/927/</u>)

Daniel Cámpora – dcampora@nvidia.com

500N:

SITUATION: THERE ARE 15 COMPETING STANDARDS.





SYCL to Everything

- Intel supports SYCL as a first-class citizen through its release of <u>OneAPI</u>.
- Intel GPUs are supported.
- Syntax is not easily translatable from CUDA / HIP. Adapting requires work.
- There is no one-size-fits-all and there will never be.
- Given that <u>CUDA is a low-level language</u>, adapting to a higher level one may not be in your best interest if performance is your goal.

language has wide adoption.

Status of SYCL

SYCL released and updated the <u>SYCL 2020 specification</u>.

In spite of all that SYCL looks very interesting, the next few years will determine whether the

- Precision for computing
- Good practices
- Other standards: OpenCL, HIP, SYCL

Middleware libraries: Alpaka, Kokkos

- Parallel design patterns
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com

The alpaka library is a header-only C++14 abstraction library for accelerator development. • It acts as a middle layer that can target CPU, NVIDIA GPUs or AMD GPUs through a variety of

- backends.

Alpaka

alsaka

C++-style API which is optimized away by the compiler.

Daniel Cámpora – dcampora@nvidia.com

Accele
Serial
OpenM blocks
OpenM threads
OpenM
OpenA (experi
std::thr
Boost.F
TBB
CUDA
HIP(cla

Alpaka Backends

erator Back- end	Lib/API	Devices	Execution strategy grid-blocks	
	n/a	Host CPU (single core)	sequential	
1P 2.0+	OpenMP 2.0+	Host CPU (multi core)	parallel (preemptive multitasking)	
1P 2.0+ s	OpenMP 2.0+	Host CPU (multi core)	sequential	
1P 5.0+	OpenMP 5.0+	Host CPU (multi core)	parallel (undefined)	
		GPU	parallel (undefined)	
CC mental)	OpenACC 2.0+	Host CPU (multi core)	parallel (undefined)	
		GPU	parallel (undefined)	
read	std::thread	Host CPU (multi core)	sequential	
Fiber	boost::fibers::fiber	Host CPU (single core)	sequential	
	TBB 2.2+	Host CPU (multi core)	parallel (preemptive multitasking)	
	CUDA 9.0+	NVIDIA GPUs	parallel (undefined)	
ing)	HIP 4.0+	AMD GPUs	parallel (undefined)	

Execution strategy block-threads

sequential (only 1 thread per block)

sequential (only 1 thread per block)

parallel (preemptive multitasking)

parallel (preemptive multitasking)

parallel (lock-step within warps)

parallel (preemptive multitasking)

parallel (lock-step within warps)

parallel (preemptive multitasking)

parallel (cooperative multitasking)

sequential (only 1 thread per block)

parallel (lock-step within warps)

parallel (lock-step within warps)


```
#include <alpaka/alpaka.hpp>
//! Prints "[x, y, z][gtid] Hello World" where tid is the global thread number.
struct HelloWorldKernel
  template<typename TAcc>
  ALPAKA_FN_ACC auto operator()(TAcc const& acc) const -> void
    using Dim = alpaka::Dim<TAcc>;
    using Idx = alpaka::Idx<TAcc>;
    using Vec = alpaka::Vec<Dim, Idx>;
    using Vec1 = alpaka::Vec<alpaka::DimInt<1u>, Idx>;
    Vec const globalThreadIdx = alpaka::getIdx<alpaka::Grid, alpaka::Threads>(acc);
    Vec const globalThreadExtent = alpaka::getWorkDiv<alpaka::Grid, alpaka::Threads>(acc);
    Vec1 const linearizedGlobalThreadIdx = alpaka::mapIdx<1u>(globalThreadIdx, globalThreadExtent);
    printf(
      "[z:%u, y:%u, x:%u][linear:%u] Hello World\n",
    static_cast<unsigned>(globalThreadIdx[0u]),
    static_cast<unsigned>(globalThreadIdx[1u]),
    static_cast<unsigned>(globalThreadIdx[2u]),
    static_cast<unsigned>(linearizedGlobalThreadIdx[0u]));
```

Alpaka Hello World Kernel

It depends on the priorities of your project:

- It provides portability across different platforms.
- Easier to maintain.
- There is a delay between appeareance of new features and Alpaka support.
- It remains a thin library, but doesn't give you the same control and flexibility as a low-level language (CUDA, HIP).
- Requires learning a different language extension which is not so widely adopted and departs from others (learning curve).

Materials on Alpaka:

• <u>Repository</u>, <u>documentation</u>, <u>online tutorial</u>.

Should You Use Alpaka?

targeting all major HPC platforms.

Kokkos

Kokkos Core implements a programming model in C++ for writing performance portable applications

• Very similar to Alpaka conceptually, also a header-only library.

C++ middle layer that targets CPU, NVIDIA, AMD platforms.

Concept	Exa
Parallel Loops	para
Parallel Reduction	para l up }, Su
Tightly Nested Loops	para KO
Non-Tightly Nested Loops	para pa });
Task Dag	task
Data Allocation	View
Data Transfer	deep
Atomics	atom
Exec Spaces	Seria

Kokkos Core Capabilities

mple

allel_for(N, KOKKOS_LAMBDA (int i) { ...BODY ... });

allel_reduce(RangePolicy<ExecSpace>(0,N), KOKKOS_LAMBDA (int i, double& upd) { BODY... d += ... um<>(result));

allel_for(MDRangePolicy<Rank<3> > ({0,0,0},{N1,N2,N3},{T1,T2,T3}, **DKKOS_LAMBDA** (int i, int j, int k) {...BODY...});

allel_for(TeamPolicy<Schedule<Dynamic>>(N, TS), KOKKOS_LAMBDA (Team team) { COMMON CODE 1 ...

arallel_for(TeamThreadRange(team, M(N)), [&] (int j) { ... INNER BODY ... }); COMMON CODE 2 ...

spawn(TaskTeam(scheduler , priority), KOKKOS_LAMBDA (Team team) { ... BODY });

v<double**, Layout, MemSpace> a("A",N,M);

o_copy(a,b);

nic_add(&a[i],5.0); View<double*,MemoryTraits<AtomicAccess>> a(); a(i)+=5.0;

al, Threads, OpenMP, Cuda, HPX (experimental), ROCm (experimental)

struct squaresum {
 using value_type = int;
 KOKKOS_INLINE_FUNCTION
 void operator()(const in
 lsum += i * i; // com
 }
};
int n = 10, sum = 0;
Kokkos::parallel_reduce(n

Kokkos Reduction Kernel

using value_type = int; KOKKOS_INLINE_FUNCTION void operator()(const int i, int& lsum) const { lsum += i * i; // compute the sum of squares

Kokkos::parallel_reduce(n, squaresum(), sum);

Daniel Cámpora – dcampora@nvidia.com

- It provides portability and maintainability.
- It provides some higher level functionality (eg. parallel reduction, execution policies).
- Documentation is scarce, learning curve.
- It provides a subset of low-level functionality of vendor-driven languages (CUDA, HIP, SYCL).

Materials on Kokkos:

- <u>Repository</u>.
- <u>GTC presentation, video</u>.

Should You Use Kokkos?

- CUDA and HIP are very similar standards.
- Kernel language is practically the same for most use-cases.
- For hardware-specific optimizations (e.g. tensor cores), you would have to implement a portable version by hand for portability.
- Utility functions (memcpy, memset, malloc, kernel invocation...) can be defined with macros or a hand-made middle language.
- In practice, making your own middleware just for utility functions is very little work.
- It is therefore possible to have one codabease with a low-maintainance self-developed wrapper just covering your utility / kernel needs.
- If targeting performance, it is always better to use the native solution.
- What about CPU execution?

Bonus: Portability in CUDA / HIP?

Bonus: CUDA / HIP Running on CPU?

of $\{1, 1, 1\}$ – or in other words:

- for-loops over threads are block-dimension strided.
- if-statements for a single thread refer to threads of index 0.
- Then, with some macros and function definitions it is possible to compile the code for CPUs.
- See the <u>following presentation</u> for details.

If the CUDA code satisfies that it produces the same result when invoked with a block dimension

- Middlewares offer portability.
- It is possible to obtain good performance on a middleware.
- (high effort).
- Alpaka for instance).
- You will maintain the portability layer.

So, Standard or Middleware?

Standards offer the best performance for their native platform.

• Low-level functions not supported by the middleware will require your own implementation across vendors

It is possible to achieve portability between CUDA / HIP / CPU.

• You may want to focus on a single CPU backend if you do this (as opposed to the many variants offered by

What is your application's main target?

Daniel Cámpora – dcampora@nvidia.com

- Precision for computing
- Good practices
- Other standards: OpenCL, HIP, SYCL
- Middleware libraries: Alpaka, Kokkos
- Parallel design patterns
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com

Data parallel patterns

- Map
- Farm
- Reduction
- Stencil

Data Parallel vs Streaming Patterns

- Streaming patterns
- Farm
- Pipeline

Data Parallel vs Streaming Parallel Patterns

- Size of the input + dependencies between items define which patterns to use.
- Data parallel patterns may not be efficient in streaming scenarios, and the other way around.
- For streaming patterns, there is usually one (or more) input items that distribute the input elements to working items as they come.

- Used on embarrassingly parallel collections of items.
- Same function applied to every item, all at the same "time".
- Applicable if all items are independent.
- Usually good candidate for SIMD abstractions.

Ray tracing, Monte Carlo simulations

Map (parallel)

- When for every item of a collection, we need data from the neighbourhood items.
- Usually a fixed number of neighbourhood is accessed.
- Boundary conditions have to be taken into account.
- Data reuse in the implementation (cache).

Convolutional neural networks, signal filtering, image processing, grid methods.

Stencil (parallel)

- When for every item of a collection, we need data from the neighbourhood items.
- Usually a fixed number of neighbourhood is accessed.
- Boundary conditions have to be taken into account.
- Data reuse in the implementation (cache).

Convolutional neural networks, signal filtering, image processing, grid methods.

Stencil (parallel)

- Similar to map, but size of collection is not known in advance.
- Used for embarrassingly parallel computations in stream computations.
- There is at least one producer item.

HEP online trigger software.

Farm (Parallel Streaming)

- Size of collection not needed in advance.
- Different steps run in parallel, but others may not be able to run in parallel.
- Different functions are applied in different steps, where the order is important.

Image filtering, signal processing, game engines.

Pipeline (Streaming)

Daniel Cámpora – dcampora@nvidia.com

- Size of collection not needed in advance.
- Different steps run in parallel, but others may not be able to run in parallel.
- Different functions are applied in different steps, where the order is important.

Image filtering, signal processing, game engines.

Pipeline (Streaming)

- Size of collection not needed in advance.
- Different steps run in parallel, but others may not be able to run in parallel.
- Different functions are applied in different steps, where the order is important.

Image filtering, signal processing, game engines.

Pipeline (Streaming)

- Size of collection not needed in advance.
- Different steps run in parallel, but others may not be able to run in parallel.
- Different functions are applied in different steps, where the order is important.

Image filtering, signal processing, game engines.

Pipeline (Streaming)

- Size of collection not needed in advance.
- Different steps run in parallel, but others may not be able to run in parallel.
- Different functions are applied in different steps, where the order is important.

Image filtering, signal processing, game engines.

Pipeline (Streaming)

Daniel Cámpora – dcampora@nvidia.com

- Combines a collection of items into one, with a defined operation.
- Many different partition options.
- Elements depend on each other, but are associative.

Matrix operations, computing of statistics on datasets.

Reduction (Sequential)

Daniel Cámpora – dcampora@nvidia.com

- Combines a collection of items into one, with a defined operation.
- Many different partition options.
- Elements depend on each other, but are associative.

Matrix operations, computing of statistics on datasets.

Reduction (Parallel)

The prefix sum is a problem that consists in calculating the accumulated sum at every element of an array. For example:

- Number of tracks per event: [10, 15, 32, 45, 24]
- A = [0, 10, 25, 57, 102, 126]• Prefix sum:

The prefix sum of an array of numbers is extremely useful. It provides: The accumulated sum of the entire array (last element). The offset of each element (on element A[i]).

- The size of each element (A[i+1] A[i]).

Prefix Sum Example

Efficient GPU Prefix Sum: Blelloch Scan

The <u>Blelloch scan</u> consists in performing two sweeps of the data. up-sweep – the tree is traversed from leaves to root computing partial sums (reduction).

Efficient GPU Prefix Sum: Blelloch Scan (2)

- up-sweep the tree is traversed from leaves to root computing partial sums (reduction).
- down-sweep the tree is traversed from root to leaves. Each node of the current level passes its values to the element on the left, and the sum of the former and current value on the right.

The Blelloch scan consists in performing two sweeps of the data.

The prefix sum is an essential tool of the LHCb HLT1 reconstruction.

LHCb HLT1

Muon decoding

- Precision for computing
- Good practices
- Other standards: OpenCL, HIP, SYCL
- Middleware libraries: Alpaka, Kokkos
- Parallel design patterns
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com

- Precision affects performance, especially in GPUs.
- GPUs implement the IEEE754 standard, deviations are expected from compiler / architecture variability. Be mindful about register spilling.
- Prefer single-source kernels.
- Choose your standard wisely if targeting best performance.
- Consider middlewares if targeting best performance.
- It is possible to obtain portability with a standard, and to obtain performance with a middleware.
- Design patterns are a powerful high-level design tool.
- Know your patterns, design algorithms better.

Summary

- GPU Teaching Kit on Accelerated Computing.
- Local Memory and Register Spilling by Paulius Micikevicius.
- Precision and Performance: Floating Point and IEEE 754 Compliance for NVIDIA GPUs, white paper.
- From sequential to parallel programming with patterns by Placido Fernandez.

Resources Used in the Talk

If you're interested in AI, I suggest the course:

Resources: Where to Go From Here

<u>TinyML and Efficient Deep Learning Computing</u> by Song Han

• To learn more about GPU Computing, join the NVIDIA dev program to get a free DLI course:

<u>https://developer.nvidia.com/join-nvidia-developer-program</u>

Daniel Cámpora – dcampora@nvidia.com

