

Scientific Computing on Heterogeneous Architectures

Daniel Cámpora | Senior Al Devtech Engineer, NVIDIA



• **CERN** (2010 – 2019)

- Summer Student, Indico
- Technical Student, ATLAS
- Fellow, LHCb
- Doctoral Student, LHCb
- NIKHEF (2020)
 - Postdoc, LHCb
- Maastricht University (2021 2023)
 - Assistant Professor (LHCb)
- NVIDIA (2023+)
 - Senior Devtech Engineer

whoami S



- - Online

 - Framework
- Al inference
 - TensorRT-LLM

Particle physics reconstruction

Reconstruction (decoding, tracking, etc.)



Introduction

- CPU vs GPU
- Graphics, scientific computing and AI
- GPUs at the LHCb reconstruction sequence
- Other embarrassingly parallel applications in HPC
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com

3



• GPUs are historically processors specialized to perform graphic-oriented workloads.



GPUs: Parallel Processors







Dedicated GPU Card



High-speed network to other GPUs (NVLINK)



Dedicated GPU Card – Detail





How long does it take to fry 3 toast with a pan if frying one side of a toast takes 1 min?

Making Toast Fast <u>https://www.youtube.com/watch?v=gVPK81rI390</u>







How long does it take to fry 3 toast with a pan if frying one side of a toast takes 1 min?

Making Toast Fast <u>https://www.youtube.com/watch?v=gVPK81rI390</u>





- A GPU is made up of Streaming Multiprocessors, 100s of them.
- Arithmetic takes up most of the processor space.
- Applications may use one or more SMs simultaneously.
- GPU applications have thousands of threads in flight.



CUDA Cores How many pans does it have?

Daniel Cámpora – dcampora@nvidia.com

	INT32	INT32	FP32	FP32	FP	964			
	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	S
				L0 Ir	istruc	tion C	ache		
		Warp Scheduler (32 thread/clk)							
			Reg	jister	File (16,38	4 x 32	2-bit)	
	INT32	INT32	FP32	FP32	FP	964			
	INT32	INT32	FP32	FP32	FP	P64			
	INT32	INT32	FP32	FP32	FP	P64			
	INT32	INT32	FP32	FP32	FP	964	т		
	INT32	INT32	FP32	FP32	FP	964			
	INT32	INT32	FP32	FP32	FP	964			
HBM	INT32	INT32	FP32	FP32	FP	964			
	INT32	INT32	FP32	FP32	FP	P64			
Controller	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	S
Memory								192K	B L1 I
					_	_			

32	FP32	FP32	FP	964	TENSOR CORE		INT32	INT32	FP32	FP32	FF	P64	.	TENSOR COR		
32	FP32	FP32	FP	964			INT32	INT32	FP32	FP32	FF	FP64		TENSOR COR		
32	FP32	FP32	FP	P64				INT32	INT32	FP32	FP32	FF	P64			
32	FP32	FP32	FP	P64				INT32	INT32	FP32	FP32	FF	P64			
32	FP32	FP32	FP	FP64				INT32	INT32	FP32	FP32	FF	P64			
D/ T	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFL
		L0 Ir	nstruc	tion C	ache						L0 Ir	nstruc	tion C	ache		
	War	r <mark>p Sc</mark> h	edule	r (32 t	hread	/clk)				Wai	r <mark>p Sc</mark> h	edule	r (32 t	hread	/clk)	
	Di	spatch	n Unit	(32 th	read/o	:lk)				Di	spatch	n Unit	(32 th	read/o	:lk)	
Register File (16,384 x 32-bit)				Register File (16,384 x 32-bit)												
32	FP32	FP32	FP	964				INT32	INT32	FP32	FP32	FF	P64			
32	FP32	FP32	FP	P64				INT32	INT32	FP32	FP32	FF	P64			
32	FP32	FP32	FP	964				INT32	INT32	FP32	FP32	FF	P64			
32	FP32	FP32	FP	P64				INT32	INT32	FP32	FP32	FF	P64	-		
32	FP32	FP32	FP	964		=1150		INT32	INT32	FP32	FP32	FF	P64		-1150	
32	FP32	FP32	FP	P64				INT32	INT32	FP32	FP32	FF	P64			
32	FP32	FP32	FP	964				INT32	INT32	FP32	FP32	FF	P64			
32	FP32	FP32	FP	P64				INT32	INT32	FP32	FP32	FF	P64			
D/ T	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFL
	192KB LT Data Cache / Shared Memory															

Tex

11			

INT32 INT32 FP32 FP32 FP64

INT32 INT32 FP32 FP32

INT32 IN

INT32 INT32 FP32 FP32 FP64

L0 Instruction Cache

Warp Scheduler (32 thread/clk)

Dispatch Unit (32 thread/clk)

Register File (16,384 x 32-bit)

L1 Instruction Cache

L0 Instruction Cache

Warp Scheduler (32 thread/clk)

Dispatch Unit (32 thread/clk)

Register File (16,384 x 32-bit)

INT32 INT32 FP32 FP32 FP64

INT32 INT32 FP32 FP32 FP64

INT32 INT32 FP32 FP32

Tex





- N *Kernels* are executed in parallel by N different *CUDA threads.*
- Threads are arranged a one-dimensional, two-dimensional, or three-dimensional block of threads, called a *thread block*.
 A set of thread blocks are launched to execute a function.
- It is usually better the overcommit w.r.t. the number of threads to facilitate instruction latency ("prepare toast while other getting fried").
- When a multiprocessor is given one or more thread blocks to execute, it partitions them into warps and each warp gets scheduled by a warp scheduler for execution.
- It is important to avoid *warp divergence* ("frying toasts with different cooking times in the same pan") whenever possible!
- A set of thread blocks running concurrently is called a *wave*. The more waves, the better to minimize tail effects.

Simplified Execution Model How to operate the pans?

SM



time





- Introduction
- CPU vs GPU
- Graphics, scientific computing and AI
- GPUs at the LHCb reconstruction sequence
- Other embarrassingly parallel applications in HPC
- Summary

Table of Contents



CPUs and GPUs are Designed Very Differently

- CPU Latency oriented cores.
 - Finish quickly a series of instructions.
- GPU **Throughput** oriented cores.
 - Perform as many instructions per second as possible.



Powerful ALU

- Reduced operation latency
- Large caches
 - Convert long latency memory accesses to short latency cache accesses
- Sophisticated control
 - Branch prediction for reduced branch latency
 - Data forwarding for reduced data latency

CPU Highlights



Daniel Cámpora – dcampora@nvidia.com

Core Cache	Con trol	Core L1 Cache	Con trol
Core	Con trol	Core	Con trol
Cache		L1 Cache	
L2 Cache		L2 Cache	

L3 Cache

DRAM

CPU



- Small caches
 - To boost memory throughput
- Simple control
 - Simplistic branch prediction
 - No data forwarding
- Energy efficient ALUs
 - Many
- Require massive number of threads to tolerate latencies
 - Threading logic
 - Thread state

GPU Highlights

Long latency but heavily pipelined for high throughput



Daniel Cámpora – dcampora@nvidia.com



L2 Cache

DRAM

GPU





CPU vs GPU

Core	Con trol	
LI Cache		
Core	Con trol	
L1 Cache		
L2 Cache		
che		
M		



CPU



L2 Cache

DRAM

GPU



Demanding Applications Use Both in Tandem

- NPC interactions
- Physics simulation
- Character animations
- Path finding
- Game logic
- Texture prefetching



CPU

From presentation <u>Tunes of the Kingdom: Evolving Physics and Sounds for</u> The Legend of Zelda: Tears of the Kingdom

Daniel Cámpora – dcampora@nvidia.com

- Rendering
- Shaders
- Lighting, reflections
- Normal mapping
- Level of detail
- Filtering

GPU



In Scientific Computing This Is Also the Case

CPUs excel at sequential problems where latency matters.

GPUs excel at parallel problems where throughput matters.



Constructing a tower is faster on a sequential processor: each level requires the previous one!



Calculating an image filter is faster on a parallel processor: each pixel only requires the neighbouring ones!

Daniel Cámpora – dcampora@nvidia.com

Image by freepik



- Introduction
- CPU vs GPU
- Graphics, scientific computing and AI
- GPUs at the LHCb reconstruction sequence
- Other embarrassingly parallel applications in HPC
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com

18



• GPUs are **SIMT** (single instruction multiple thread)

SIMD and SIMT

 Modern CPUs are SIMD (single instruction multiple data) • A thread can mutate several pieces of data owned by the same thread.

Multiple threads are executing, each with its own data.





SIMD Example

 SIMD expands the set of instructions (ISA) with extensions: • SSE, SSE2, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AVX512-F, ...

• These extensions provide instructions that can run over several data simultaneously.





- programming for GPUs).
- Each thread has its own:

 - Registers
- - Most code remains familiar.

void sum(float* a, float* b, int i) { return a[i] + b[i];

SIMT Example

 In SIMT, one uses the same set of instructions as for single threads. • They are executed by a gang of threads (in CUDA terminology a warp, more details in Performant

Program Counter – Pointer indicating executing instruction.

The ISA is extended with special instructions like barriers, atomics, etc.





C++

Array of scalar threads

Scalar compiler Scalar ISA Thread virtualization Vector µops

Many Scalar C++ Threads



 CUDA exposes a scalar set of instructions (ISA). Each thread will run the same code. This choice eases syntax for the

 The hardware manages the complexity of many alive threads (100k+ threads possible).

• The performance hit of managing this complexity is negligible.



- SIMT stems from Render Man, language developed by Pixar in the 80's. C-like language where one would write what each color channel should do. Program is run by a gang of 4 threads.

- Programmable pixel shaders became supported with GeForce 3 (2001). • *Pixel shaders* calculate effects on a per-pixel basis: pixels are rendered, lit, shaded and colored. • Shortly after, geometry shaders were introduced, which allow transformations such as tessellations.

Single Instruction Multiple Thread





- Shaders were programmed at a low-level.
 - A portable, higher level language for programming the GPU was created: **Cg** (C for graphics; aka HLSL).
 - Cg outputs DirectX or OpenGL, standard APIs for graphics.
 - Other similar languages exist, such as GLSL.



Vector representation in shaders (GPU Gems 2)

General Purpose GPU



- - GPU Gems 2 has some fun examples.

Daniel Cámpora – dcampora@nvidia.com

A screenshot from Far Cry, programmed in Cg.

 Scientists started using GPUs through shader languages. Adapting the use-cases to the available 4-way vector APIs.

Significant speedups were observed for a few applications.



- GPU architecture evolved to be more homogeneous.
 Compute Unified Device Architecture (CUDA) was
- Compute Unified Device Ar created in 2006.
 - It hid the complexity of shaders behind a SIMT language extension to C.
 - Shortly after, many papers were published reporting speedups in many fields.
- Successive iterations of GPUs are now created as hardware optimized for C++.
 - Impacting future versions of the C++ standard as well.
 - CUDA keeps up with the latest C++ standard support (C++20 at the moment).

CUDA



From talk <u>Designing (New) C++ Hardware</u>



- Today, GPUs are widely used as processors for AI. Both learning and inference.
 - All major Al-oriented libraries support GPUs.
- GPUs are the preferred platform to run AI:
 - Hardware support specific to speedup matrix-matrix multiplication and addition.
 - Software support.
- CUDA provides access to these low-level optimizations.
- This trend is likely to continue and drive hardware design in the future.

Artificial Intelligence

NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	TENSOR CORE
NT32	FP32	FP32	FP64	4 th GENERATION
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	
NT32	FP32	FP32	FP64	

Tensor Cores take up about a third of arithmetic space on the die.



• Parallelizable problems.



- requires a good understanding of the hardware, software, and a lot of hard work!

So, What Are GPUs Useful For?



- Introduction
- CPU vs GPU
- Graphics, scientific computing and AI
- GPUs at the LHCb reconstruction sequence
- Other embarrassingly parallel applications in HPC
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com

28



The LHCb detector at CERN:

- Single-arm forward spectrometer for high-precision flavour physics
- High precision tracking and vertexing.
- Complemented with excellent Particle Identification.

The LHCb U1 Upgrade



The U1 upgrade:

- rates.
- Software-only trigger!



Instantaneous luminosity increased by 5x.

Major upgrade in all sub-detectors to handle increased



Someone Had to Pull the (Hardware) Trigger







- servers.
- 2-stage software trigger: HLT1 and HLT2.
- Real-time alignment and calibration.
- After HLT2: 10 GB/s of data for offline processing.

The LHCb Data-flow

Detector data recieved by ~500 FPGAs and built into events in the event building (EB) farm





The goal of HLT1:

- Reduce the input rate by a factor of 30 (~1 MHz).

The LHCb First Level Trigger

• Be able to intake the entirety of the LHCb raw data (5 TB/s) at 30 MHz. Perform partial event reconstruction and coarse selection of broad LHCb physics cases.

Store selected events in intermediate buffer for real-time alignment and calibration.



These data are structured as follows:

- 30 million independent collision events per second, 100 kB each. For each event:
- Four tracking problems 100s of tracks per event each.
- Vertex finders 10s of vertices per event.
- Kalman filter 100s of instances per event.

[Massive] Parallelism in HLT1

- In LHCb alone, 32 Tbits per second are being processed in Run 3.

Looks like a problem where massively parallel architectures can make a difference!





Going From This...









Into This...





At a High Rate!



The Allen framework is a modular, scalable and flexible framework for physics reconstruction on accelerators.

Features:

- Supports CPU, CUDA.
- Uses C++17.
- Multi-threaded, pipelined, configurable framework.
- Multi-event scheduler, event batches support.
- Custom memory manager, no dynamic allocations, flexible datatypes.
- Built-in validation. Generation of graphs with ROOT.

Allen

Daniel Cámpora – dcampora@nvidia.com



Technical Design Report

http://cds.cern.ch/record/2717938/files/LHCB-TDR-021.pdf



We parallelize at three levels:

Sequences



CPU GPU

Parallelization

Events

Sequences	Events	Intra-
	Threads	Vect
Streams	Blocks	Т

Daniel Cámpora – dcampora@nvidia.com

Intra-algorithms



Algorithms

- torisation
- ⁻hreads



Track Reconstruction at LHCb HLT1

Velo tracking:

- 52 silicon pixel modules with $\sigma_{x,y} \sim 5 \ \mu m$
- Parallel local tracking algorithm: Search by Triplet
- \bullet

Velo-UT tracking:

- 4 layers of silicon strips •
- •



Journal of Computational Science, vol. 54, 2021

Tracks fitted with simple Kalman filter assuming straight line model



IEEE Access, vol. 7, pp. 91612-91626, 2019

Velo tracks extrapolated to UT taking into account fringe B-field Parallelized tracklet finding inside search windows requiring at least 3 hits \square^z

Comput Softw Big Sci 4, 7 (2020) **Forward tracking:**

- tracks:
 - estimate
 - \bullet

• 3 stations with 4 layers of Scintillating Fibres Velo-UT tracks extrapolated using parametrization Parallelized Forward algorithm to reconstruct long

Search windows from on Velo-UT momentum

Form triplets and extend to remaining layers





Run 2 efficiency maintained at x5 instantaneous luminosity

- Good momentum resolution and fake rejection



With State-of-the-Art Efficiencies

• Excellent track reconstruction efficiency (> 99% for VELO, 95% for high-p forward tracks)

Daniel Cámpora – dcampora@nvidia.com

0 014



- Not everything was a match from the beginning, we worked through issues.
- Eg. event size in LHCb is too small only 100 kB. Processing one event at a time is very inefficient! GPUs need more work to be efficient.
 - Pipelining event processing wasn't good enough: we would need to produce events at a pace that keeps up with the GPU.

Demonstrators are fundamental!

- To convince your colleagues.
- To convince yourselves.
- To prove your hypotheses.
- Allen was designed to process tens of thousands of events in flight.

Not Always a Path of Roses Are GPUs a match?



Number of events



- Events don't always follow the same execution path. Processing tens of thousands of events surely leads to a lot of **branching**!
 - "Select events" runs O(100) algorithms, the outcome of each is not known beforehand.
 - Can one afford to cover all cases for all events sequentially? No.
- Knowing your hardware is paramount.
 - To design efficient and scalable solutions.
- Allen produces a single algorithm execution list and runs it with a mask mechanism of active events (aka Multi-event scheduling).

Not Always a Path of Roses (2) Are GPUs a match?





• Making it faster has a big impact: cost efficient, energy efficient, wider physics programme.

- 30 MHz goal can be achieved with O(200) GPUs (maximum the Event Builder server can host is 500)
- Throughput scales well with theoretical TFLOPS of GPU card
- Additional functionalities are being explored 175 GeForce RTX 3090 (GPU) [kHz] LHCb 150 RTX A6000 (GPU) 125 throughput RTX A5000 (GPU) 00 GeForce RTX 2080 Ti (GPU) 75 AMD MI100 (GPU) Allen 50 2 x AMD EPYC 7502 (CPU) LHCb 2021 25 Allen v1r7 2 x Intel Xeon E5-2630 v4 (CPU) 100 120 140 160 Allen throughput (kHz) 180 200 220 240 20 40 60 80 0



Performance

LHCb-FIGURE-2020-014







• The success of the GPU HLT1 in LHCb is partially due to making a **converged architecture**. Combine detector readout, event building and event filtering under the same server farm.

The LHCb Data Acquisition System (DAQ)



- Events:



- So they are bundled:
- The bundling looks more like:

Event Building

• Each collision of particle bunches (*bunch-crossing*) produces an event.



• but events are tiny, sending them one by one wouldn't be efficient for the network.

But the subdetectors are far apart, so each event is divided in pieces.





looking at these fragments.

- Builder units put together the fragments of each event.
- Filter units reconstruct the events and select the most interesting ones, discarding the others.
- This is typically done in separate networks and separate server farms!

Data Acquisition

Readout units perform the readout of the detector by





Converged Architecture

In LHCb we decided to do it in one server farm (with HLT1)!





In LHCb we decided to do it in one server farm (with HLT1)!



Converged Architecture (2)

- It looks pretty awesome.
- utilisation, network throughput. We tested it all...

Converged Architecture (3)

In LHCb we decided to do it in one server farm (with HLT1)!

This put a lot of pressure on CPU memory throughput, CPU

- It looks pretty awesome.
- utilisation, network throughput. We tested it all...
- and it led to huge savings!

Cost, but also easier to maintain (less parts)

Consider high-risk high-gain scenarios in your application.

Converged Architecture (4)

In LHCb we decided to do it in one server farm (with HLT1)!

This put a lot of pressure on CPU memory throughput, CPU

- Introduction
- CPU vs GPU
- Graphics, scientific computing and AI
- GPUs at the LHCb reconstruction sequence
- Other embarrassingly parallel applications in HPC
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com

51

ALICE was the first LHC experiment to embrace GPUs.

• Events in ALICE were originally ~40 MBs, dominated by a single tracking problem (the TPC).

- Speed-up normalized to single CPU core.
 - Red curve: algorithm speed-up. 35
 - Other curves: GPU v.s. CPU speed-up corrected for CPU resources.
 - How many cores does the GPU replace.
- Significant gain with newer GPU (blue v.s. green).
- GPU with Run 3 algorithm replaces > 800 CPU cores Running Run 2 algorithm. (blue * red). (at same efficiency / resolution).
- We see ~30% speedup with new GPU generation (RTX 2080 v.s. GTX 1080)

11.12.2019

HEP Experiments: ALICE

Nowadays, most of the reconstruction sequence runs on GPU.

HEP Experiments: ALICE (2)

- GPU Offloaded parts
 - modules)
- these events

HEP Experiments: CMS

CMS offloads part of computation to scientific low-profile cards on each node.

• The HLT menu has total of ~4400 modules

 Pixel detector reconstruction: from RAW data unpacking up to tracks and vertices (11

 ECAL local reconstruction (4 modules) HCAL local reconstruction (3 modules) • 57 unique kernels, ranging from 2 µs to 7 ms in

 Memory pool to amortize cost of raw memory allocations and provide asynchronous allocation interface in CUDA stream order All offloaded modules have CPU versions that are used for reference measurement

From talk <u>CMS</u> by A. Di Florio

- Radio astronomy also has streaming problems that are solved at a high rate.
- Correlation imaging modes that result in skyimages.
- Beamforming Time series analysis searching for patterns indicative of astronomical events (eg. pulsars, bursts).
- "Event" boundaries are not known in advance. "Event" rates are also unknown!

Radio Astronomy

From paper <u>A GPU Spatial Processing for CHIME</u>

Α

Parameters in notable artificial intelligence systems

Parameters are variables in an AI system whose values are adjusted during training to establish how input data gets transformed into the desired output; for example, the connection weights in an artificial neural network.

1 trillion	
100 billion	
10 billion	
1 billion	
100 million	
10 million	
1 million	Neocogn
100,000	
10,000	Kohor
1,000	
100	
10	Apr 1 1
	1 trillion 100 billion 10 billion 1 billion 100 million 10 million 1 million 100,000 10,000 100

Data source: Epoch (2024) estimates to be correct within a factor of 10.

AI Model Sizes

OurWorldInData.org/artificial-intelligence | CC BY

Note: Parameters are estimated based on published results in the AI literature and come with some uncertainty. The authors expect the

Daniel Cámpora – dcampora@nvidia.com

Task domain

- Biology
- Games
- Image generation
- Language
- Multimodal
- Other
- Speech
- Vision

Scaling Up Unlocks Emergent Capabilities

LLMs exhibit emergent capabilities that are only available with a large enough model size.

Emergent Abilities of Large Language Models (Wei et al., 2022)

(a) Modified arithmetic

```
In the following lines, the symbol ->
represents a simple mathematical
100 + 200 -> 301
```

(c) Word unscrambling

Input: The word **hte** is a scrambled version of the English word

Input: The word **sohpto** is a scrambled version of the English word Output: photos

An example of AI Today: Weather Prediction

"Digital Twins" replicate a system to make simulations.

AI-based predictions are comparable to analytical simulations.

Performance is 5 orders of magnitude faster than traditional methods.

- Introduction
- CPU vs GPU
- Graphics, scientific computing and AI
- GPUs at the LHCb reconstruction sequence
- Other embarrassingly parallel applications in HPC
- Summary

Table of Contents

Daniel Cámpora – dcampora@nvidia.com

60

- Learn to use your processor efficiently.
- Use GPUs in jobs that are **parallelizable**.
- GPUs are Single Instruction Multiple Thread.
- You will learn a scalar-like language to program them.
- The LHCb HLT1 uses GPUs efficiently, getting more from the detector in near real-time. Boundary conditions are very relevant.
- GPUs are not limited to HEP, many HPC applications exist. Al is a change of paradigm that is impacting many fields.

Summary

- Talk Designing (New) C++ Hardware by O. Giroux.

Resources Used in the Talk

Course <u>TinyML and Efficient Deep Learning Computing</u> by Song Han.

