

Practical vectorization

Practical vectorization

Sébastien Ponce

sebastien.ponce@cern.ch

CERN

Thematic CERN School of Computing 2024





Outline

Introduction

- 2 Measuring vectorization
- 3 Vectorization Prerequisite
- 4 Vectorizing techniques in C++
 - Autovectorization
 - Inline assembly
 - Intrinsics
 - Compiler extensions
 - Libraries

5 What to expect ?



Introduction

Practical vectorization

1 Introduction

- 2 Measuring vectorization
- 3 Vectorization Prerequisite
- 4 Vectorizing techniques in C++
- 5 What to expect ?



Goal of this course

- Make the theory concerning SIMD and vectorization more concrete
- Detail the impact of vectorization on your code
 - on your data model
 - on actual C⁺⁺code
- Give an idea of what to expect from vectorized code




SIMD - Single Instruction Multiple Data

Practical vectorization

Concept

- Run the same operation in parallel on multiple data
- Operation is as fast as in single data case
- The data leave in a "vector"





Promises of vectorization

actical vectorization

Theoretical gains

- Computation speed up corresponding to vector width
- Note that it's dependant on the type of data
 - float vs double
 - shorts versus ints

Various units for various vector width

Name	Arch	nb bits	nb floats/int	nb doubles/long
SSE ¹ 4	X86	128	4	2
AVX ²	X86	256	8	4
$AVX^2 2 (FMA)$	X86	256	8	4
AVX ² 512	X86	512	16	8
SVE ³	ARM	128-2048	4-64	2-32

¹ Streaming SIMD Extensions ² Advanced Vector eXtension ³ Scalable Vector Extension



How to now what you can use

Practical vectorization

Manually

Look for sse, avx, etc in your processor flags

lscpu | egrep ``mmx|sse|avx''

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm cpuid_fault epb pti ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid fsgsbase smep erms xsaveopt dtherm ida arat pln pts



Situation for Intel processors

Nehalem (2009), Westmere (2010): Intel Xeon Processors	Sandy Bridge (2012): Intel Xeon Processor E3/E5 family	Haswell (2014): Intel Xeon Processor E3 y3/E5 y3/E7 y3	Knights Corner (2012): Intel Xeon Phi Coprocessor x100	Knights Landing (2016): Intel Xeon Phi Processor x200	Skylake (2017): Intel Xeon Scalable Processor Family
(legacy)	E3/E3 family	Family	Family	Family	AVX-512VL
					AVX-512DQ
	Ivy Bridge (2013): Intel Xeon	Broadwell (2015): Intel Xeon		512-bit	AVX-512BW
	Processor E3 v2/E5 v2/E7 v2	Processor E3 v4/E5 v4/E7 v4 Family		AVX-512ER	512-bit
	Family			AVX-512PF	
				AVX-512CD	AVX-512CD
			512-bit	AVX-512F	AVX-512F
		256-bit	IMCI		
	256-bit	AVX2		AVX2	AVX2
128-bit	AVX	AVX		AVX	AVX
SSE*	SSE*	SSE*		SSE*	SSE*



Measuring vectorization

Introduction

- 2 Measuring vectorization
- 3 Vectorization Prerequisite
- 4 Vectorizing techniques in C++
- 5 What to expect ?



Am I using vector registers ?



Am I using vector registers ?

Practical vectorization

Yes you are

- As vector registers are used for scalar operations
- But not so efficiently

Wasted



Jsed

Am I using vector registers ?

ractical vectorization

Yes you are

- As vector registers are used for scalar operations
- But not so efficiently

Wasted

Am I efficiently using vector registers ?

- Here we have to look at the generated assembly code
- Looking for specific intructions
- Or for the use of specific names of registers



Side note : what to look at ?

actical vectorization

What you should look at

- Specific, CPU intensive pieces of code
- The most time consuming functions
- Very small subset of your code (often < 5%)

Where you should not waste your time

- Try to have an overall picture of vectorization in your application
- As most of the code won't use vectors anyway



Crash course in SIMD assembly

actical vectorization

Register names

- SSE : xmm0 to xmm15 (128 bits)
- AVX2 : ymm0 to ymm15 (256 bits)
- AVX512 : zmm0 to zmm31 (512 bits)

In scalar mode, SSE registers are used

floating point instruction names

```
 <op><simd or not><raw type>
where
```

• <op> is something like vmul, vadd, vmov or vfmadd

• <simd or not> is either 's' for scalar or 'p' for packed (i.e. vector)

 \bullet <raw type> is either 's' for single precision or 'd' for double precision Typically :

vmulss, vmovaps, vaddpd, vfmaddpd



Practical look at assembly

Practical vectorization

Extract assembly code

- Run objdump -d -C on your executable or library
- Search for your function name



Practical look at assembly

ractical vectorization

Extract assembly code

- Run objdump -d -C on your executable or library
- Search for your function name

Check for vectorization

- For avx2, look for ymm
- For avx512, look for zmm
- Otherwise look for instructions with ps or pd at the end
 - but ignore mov operations
 - only concentrate on arithmetic ones



Code

d18:	c5	fc	59	d8	
d1c:	c5	fc	58	c0	
d20:	c5	e4	5c	de	
d24:	c4	c1	7c	59	c0
d29:	c4	c1	64	58	da
d2e:	c4	41	7c	58	c3
d33:	c5	e4	59	d3	
d37:	c4	c1	Зc	59	fO
d3c:	c5	ec	58	d6	

vmulps %ymm0,%ymm0,%ymm3 vaddps %ymm0,%ymm0,%ymm0 vsubps %ymm6,%ymm3,%ymm3 vmulps %ymm8,%ymm0,%ymm0 vaddps %ymm10,%ymm3,%ymm3 vaddps %ymm11,%ymm0,%ymm8 vmulps %ymm3,%ymm3,%ymm2 vmulps %ymm8,%ymm8,%ymm6 vaddps %ymm6,%ymm2,%ymm2



Code

d18:	c5	fc	59	d8	
d1c:	c5	fc	58	c0	
d20:	c5	e4	5c	de	
d24:	c4	c1	7c	59	c0
d29:	c4	c1	64	58	da
d2e:	c4	41	7c	58	c3
d33:	c5	e4	59	d3	
d37:	c4	c1	Зc	59	fO
d3c:	c5	ec	58	d6	

vmulps %ymm0,%ymm0,%ymm3 vaddps %ymm0,%ymm0,%ymm0 vsubps %ymm6,%ymm3,%ymm3 vmulps %ymm8,%ymm0,%ymm0 vaddps %ymm10,%ymm3,%ymm3 vaddps %ymm11,%ymm0,%ymm8 vmulps %ymm3,%ymm3,%ymm2 vmulps %ymm8,%ymm8,%ymm6 vaddps %ymm6,%ymm2,%ymm2

Solution

- Presence of ymm
- Vectorized, AVX level



Practical vectorization

Code

b97:	0f	28	e5		
b9a:	f3	Of	59	e5	
b9e:	f3	Of	58	ed	
ba2:	f3	Of	59	ee	
ba6:	f3	Of	5c	e7	
baa:	Of	28	f5		
bad:	f3	41	Of	58	e0
bb2:	f3	Of	58	f2	
bb6:	Of	28	ec		

movaps	%xmm5,%xmm4
mulss	%xmm5,%xmm4
addss	%xmm5,%xmm5
mulss	%xmm6,%xmm5
subss	%xmm7,%xmm4
movaps	%xmm5,%xmm6
addss	%xmm8,%xmm4
addss	%xmm2,%xmm6
movaps	%xmm4,%xmm5



Code

b97:	0f	28	e5		
b9a:	f3	0f	59	e5	
b9e:	f3	0f	58	ed	
ba2:	f3	0f	59	ee	
ba6:	f3	0f	5c	e7	
baa:	Of	28	f5		
bad:	f3	41	Of	58	e0
bb2:	f3	0f	58	f2	
bb6:	0f	28	ec		

movaps	%xmm5,%xmm4
mulss	%xmm5,%xmm4
addss	%xmm5,%xmm5
mulss	%xmm6,%xmm5
subss	%xmm7,%xmm4
movaps	%xmm5,%xmm6
addss	%xmm8,%xmm4
addss	%xmm2,%xmm6
movaps	%xmm4,%xmm5

Solution

- Presence of xmm but ps only in mov
- Not vectorized



For small pieces of code : godbolt

what is it

- Online, on the fly compilation
- Annotated, colorized assembler
- Supports many platforms and compilers



For small pieces of code : godbolt

what is it

- Online, on the fly compilation
- Annotated, colorized assembler
- Supports many platforms and compilers

E	C++ Ins	ights shows h	how compilers see your code × Other * Other * Policies	s
C++ source	#1 X		x86-64 gcc 8.3 (Editor #1, Compiler #1) C++ X	
A- 🖬	Save/Load + Add new De Copplnsights	C++ •	x86-64 gcc 8.3 🔹 🤡 -Ofast -std=c++17 -O3 -march=skylal	,
11 12 13	<pre>Vec8i kernel(Vec8f ax, Vec8f ay) { Vec8f x{0};</pre>	HB. VESSE	A ▼ □ 11010 Ø.LX0: □ lib.f: Ø.text Ø// Ø\s+ □ Intel ØDemangle ■ Libraries ▼ + Add new ▼ \$\$ Add tool ▼	
14 15 16	Vec8f y{0}; Vec8i res{-1}; Vec8i cmp{0};	A States	20 vfmsub231ps %ymm2, %ymm3 Her 21 vaddps %ymm2, %ymm2, %ymm2	
17 18	<pre>for (int n = 1; n <= 100; n++) { Vec8f newx = x*x - y*y + ax;</pre>		22 vfmadd132ps %ymm2, %ymm1, %ymm4 23 vaddps %ymm0, %ymm3, %ymm5 24 vmovaps %ymm5, %ymm2	
19 20	<pre>Vec8f newy = 2*x*y + ay; Vec8i cmpmask = (4 < newx*newx + newy*newy); int newcmp = _mm256_movemask_ps((m256)cmpmask);</pre>		25 vmulps %ymm4, %ymm3, %ymm3 26 vfmadd132ps %ymm5, %ymm3, %ymm2	
22 23	<pre>if (newcmp != 0) { res = (cmpmask & (cmp == 0)) ? n : res;</pre>		27 vompltps %ymm2, %ymm10, %ymm2 28 vmovmskps %ymm2, %edx 29 testl %edx. %edx	1
24 25	<pre>cmp = cmp cmpmask; }</pre>		29 testi %eax, %eax 30 je.L4 31 vpcmped %ymm7, %ymm8, %ymm11	
26 27	<pre>if ((int)0xff == newcmp) { break; }</pre>		32 vpcmpeqd %ymm7, %ymm2, %ymm6 ####################################	
28	}		34 vpandn %ymm11, %ymm6, %ymm6	



Vectorization Prerequisite

Practical vectorization

1 Introduction

- 2 Measuring vectorization
- 3 Vectorization Prerequisite
- 4 Vectorizing techniques in C++
- 5 What to expect ?



Data format for vectorization

actical vectorization

Some constraints


- Loading/storing a vector from/to non contiguous data is very inefficient
 - even worse than n data loads
- Converting data format is also expensive
 - and will ruin your vectorization gains
- So you need proper data format from scratch

Which data layout to choose ?

- Depends on your algorithm
- Also depends on your CPU !




Simple, standard matrix times vector






Simple, standard matrix times vector - Let's adopt a row first storage






Practical vectorization

Simple, standard matrix times vector - Let's adopt a row first storage




Will actually be something like :






Practical vectorization

Simple, standard matrix times vector - Let's adopt a row first storage




Will actually be something like :






Practical vectorization

Simple, standard matrix times vector - Let's adopt a row first storage



Will actually be something like :




Scalar case : 9 mul, 6 adds \sim 30 cycles



Second Vectorization Attempt

Practical vectorization

Let's adopt a column first storage and use Broadcast






Second Vectorization Attempt

ractical vectorization

Let's adopt a column first storage and use Broadcast



Costs :

- 3 broadcasts \sim 3 cycles
- ullet 3 mul and 2 adds \sim 10 cycles


Twice better than scalar case !



Second Vectorization Attempt

ractical vectorization

Let's adopt a column first storage and use Broadcast



Costs :

- 3 broadcasts \sim 3 cycles
- ullet 3 mul and 2 adds \sim 10 cycles

Twice better than scalar case ! Wait a minute... only twice ?!?



Vertical vs Horizontal vectorization

actical vectorization

Vertical vectorization

- Previous attempts are examples of vertical vectorization
- They use parallelism within the given data
- Speedup is limited by data size
 - was 3 numbers here, while our vector was 8 or 16 items long !

Horizontal vectorization


- Aims at using parallelism between independent (but similar) computations
- In our example several (many ?) products Matrix by Vector
- Allows to fully use the vector sizes



Horizontal vectorization example

actical vectorization

Let's compute n products in one go (n = 4 on the picture) Let's have vectors in the new dimension, one color = one vector




We compute as if we were scalar, using vectors to do n at a time



Horizontal vectorization example

actical vectorization

Let's compute n products in one go (n = 4 on the picture) Let's have vectors in the new dimension, one color = one vector



We compute as if we were scalar, using vectors to do n at a time Cost :

- $\bullet~9~mul~+~6~add~\sim~30$ cycles for n products
- $\bullet\,$ n is typically 8 or 16 \rightarrow 4 to 2 cycles per product
- Perfect speedup !

22 / 50



Vertical vectorization allows AoS

ractical vectorization


AoS = Array of Structures

Basically you use standard structures So you can write very natural code :

```
struct Vector { float x; float y; float z; };
using Matrix = std::array<float, 12>; // padded
std::array<Vector,N> Ps = ...;
std::array<Matrix,N> Ts = ...;
auto V0 = multiply(Ts[0], Ps[0]);
```

Drawback

- It does not scale with vector width
- It needs adaption of your math code
 - a dedicated, vectorized multiply method





Horizontal vectorization requires SoA

ractical vectorization


$\mathsf{SoA} = \mathbf{S}\mathsf{tructures} \ \mathbf{o}\mathsf{f} \ \mathbf{A}\mathsf{rray}$

That is standard structures where each element became a vector Thus you loose the concept of elements

```
using floats = std::array<float,N>;
struct Vectors { floats xs, ys, zs; };
using Matrices = std::array<floats, 9>;
Vectors Ps = ...;
Matrices Ts = ...;
auto Vs = multiply(Ts, Ps);
// no Ts[0] or Ps[0]
```

Advantages

- Scales perfectly with vector width
- Code similar (identical ?) to scalar one





Vectorizing techniques in C++

actical vectorization

Introduction

- 2 Measuring vectorization
- **3** Vectorization Prerequisite
- 4 Vectorizing techniques in C++
 - Autovectorization
 - Inline assembly
 - Intrinsics
 - Compiler extensions
 - Libraries

5 What to expect ?




Example Code

Practical vectorization

Mandelbrot kernel

Given (ax, ay) a point in 2D space, compute n:

```
int kernel(float ax, float ay) {
  float x = 0; float y = 0;
  for (int n = 1; n <= 100; n++) {
    float news = x * x - y * y + ax;
    float newy = 2*x*y + ay;
    if (4 < newx*newx + newy*newy) {
      return n;
    }
    x = newx; y = newy;
  return -1;
```





Why is autovectorization not so easy

actical vectorization

Summary of previous slides

Main issues with autovectorization :

- Aliasing, alignment, data dependencies, branching, ...
- In general lack of knowledge of the compiler

Ways to solve (some of) them

- restrict, align, ternary operator, ... aka give knowledge to compiler
- And proper data structures (SoA)

Still worth trying it

- It's (almost) a free lunch !
- 100% portable code
- No dependencies

▲ ▲ ► Intro Measure Prereq Techniques Expectation



How to autovectorize ?

Compiler flags

- Optimization ones
 - For gcc, clang : -O3 or -O2 -ftree-vectorize
 - For icc : -O2 or -O3. Use -no-vec to disable it
- Architecture ones
 - For avx2 : -mavx2 on gcc/clang, -axAVX2 -xAVX2 on icc
 - For avx512 on gcc/clang : -march=skylake-avx512
 - For avx512 on icc: -xCORE-AVX512
 - For optimal vectorization depending on your CPU :
 - -march=native on gcc/clang, -xHOST on icc



How to debug autovectorization

Practical vectorization

Ask the compiler about its choices

For icc

• Use -vec-report=5 to "tell the vectorizer to report on non-vectorized loops and the reason why they were not vectorized"

For clang

- Use -Rpass-missed=loop-vectorize to "identify loops that failed to vectorize"
- Use -Rpass-analysis=loop-vectorize to "show the statements that caused the vectorization to fail"

For gcc

 Use -fopt-info-vec-missed to get "detailed info about loops not being vectorized"



Autovectorizing Mandelbrot

Practical vectorization

code

8	<pre>int kernel(float ax, float ay) {</pre>
9	float $x = 0$; float $y = 0$;
10	for (int n = 1; n <= 100; n++) {
11	float newx = $x*x - y*y + ax;$
12	<pre>float newy = 2*x*y + ay;</pre>
13	if (4 < newx*newx + newy*newy) {

compiler output (gcc)

mandel.cpp:10:21: note: not vectorized: control flow in loop. mandel.cpp:10:21: note: bad loop form.

••


. . .

▲ → Intro Measure Prereq Techniques Expectation

For small code, godbolt is again your friend

Practical vectorization

- Use clang, click "Add new ... " in assembly pane
- Select "optimization output"
- Move mouse on the side of the interesting code





Autovectorization is still not enough

tical vectorization

It's not fully mature

- Still very touchy despite improvements
- Only able to vectorize loops (or almost)
- Hardly able to handle branching via masks
- No abstract knowledge of the application (yet ?)

It will probably never be good enough

- As it cannot know as much as the developer
- Especially concerning input data such as
 - average number of tracks reconstructed
 - average energy in that data sample
- And the optimal code depends on this

So we need to vectorize by hand from time to time



Why inline assembly should not be used

actical vectorization

- Hard to write/read
- Not portable at all
 - processor specific AND compiler specific
- Almost completely superseeded by intrinsics

So just don't do it



The intrinsics layer

Practical vectorization

Principles

- Intrinsics are functions that the compiler replaces with the proper assembly instructions
- It hides nasty assembly code but maps 1 to 1 to SIMD assembly instructions

Pros

- Easy to use
- Full power of SIMD can be achieved

Cons

- Very verbose, very low level
- Processor specific



Intrinsics crash course

al vectorization

naming convention :

mm<S><mask><op>_<suffix>(data_type param1, ...)

where

- S> is empty for SSE, 256 for AVX2 and 512 for AVX512
- <mask> is empty or _mask or _maskz (AVX512 only)
- <op> is the operator (add, mul, ...)
- suffix> describes the data in the vector

Example :

```
_mm256_mul_ps, _mm512_maskz_add_pd
```

see https://software.intel.com/sites/landingpage/IntrinsicsGuide

Synopsis

dst.

Operation

ENDFOR dst[MAX:256] := 0

Performance

Architecture

Skylake

Haswell

Broadwell

Knights Landing

#include <immintrin.h>
Instruction: vfmadd132ps ymm, ymm, ymm
vfmadd213ps ymm, ymm, ymm
vfmadd231ps ymm, ymm, ymm

CPUID Flags: FMA

FOR i := 0 to 7

i := j*32

6

4

5

5





The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, which are C style functions that provide access to many Intel instructions - including Intel[®] SSE, AVX, AVX-512, and more - without the need to write assembly code.

Multiply packed single-precision (32-bit) floating-point elements in a and b, add the intermediate result to packed elements in C, and store the results in

Practical vectorization

_m128d _mm_fmadd_pd (__m128d a, __m128d b, __m128d c) _m256d _mm256_fmadd_pd (__m256d a, __m256d b, __m256d c) _m128 _mm_fmadd_ps (__m128 a, __m128 b, __m128 c) _m256 _mm256 fmadd bs (__m256 a, __m256 b, __m256 c)

dst[i+31:i] := (a[i+31:i] * b[i+31:i]) + c[i+31:i]

_m256 _mm256_fmadd_ps (__m256 a, __m256 b, __m256 c)

Technologies

MMX SSE SSE3 SSE4.1 SSE4.2 AVX AVX2 FNA AVX-512 KNC SVML Other	
■ SSE2 ■ SSE3 ■ SSE3 ■ SSE4.1 ■ SSE4.2 ■ AVX ■ AVX ■ FMA ■ AVX-512 ■ KNC ■ SVML	MMX
■ SSE3 ■ SSSE3 ■ SSSE4.1 ■ SSE4.2 ■ AVX ■ AVX2 ■ FMA ■ AVX-512 ■ AVX-512 ■ SVML	SSE SSE
SSSE3 SSE4.1 SSE4.2 AVX AVX2 FMA AVX-512 KNC SVML	SSE2
SSE4.1 SSE4.2 AVX VX2 FMA AVX-512 KNC SVML	SSE3
SSE4.2 AVX AVX2 FMA AVX-512 KNC SVML	SSSE3
 AVX AVX2 ✓ FMA AVX-512 KNC SVML 	SSE4.1
 AVX2 ✓ FMA AVX-512 KNC SVML 	SSE4.2
 FMA AVX-512 KNC SVML 	AVX
AVX-512 KNC SVML	AVX2
SVML	🖉 FMA
SVML	AVX-512
	KNC
Other	SVML
	Other

Categories

- Application-Targeted
- Arithmetic
- Bit Manipulation
- Cast
- Compare
- Convert
- Cryptography
- Elementary Math

Functions

- General Support
- Load
- Logical
- Mask
- Miscellaneous
- Move

S. Ponce - CERN

Latency Throughput (CPI)

05

0.5

0.5

0.5



Practically for Mandelbrot

Practical vectorization

Code

__m256i kernel(__m256 ax, __m256 ay) {
 __m256 x = _mm256_setzero_ps();
 __m256 y = _mm256_setzero_ps();
 for (int n = 1; n <= 100; n++) {
 __m256 newx = _mm256_add_ps
 (_mm256_sub_ps(_mm256_mul_ps(x,x), _mm256_mul_ps(y,y)), ax;
 __m256 newy = _mm256_add_ps
 (_mm256_mul_ps(two, _mm256_mul_ps(x,y)), ay);
 __m256 norm = _mm256_add_ps(_mm256_mul_ps(newx, newx),
 _mm256_mul_ps(newy, newy));
 __m256 cmpmask = _mm256_cmp_ps(four, norm, _CMP_LT_OS);
 }
}
</pre>

- A bit too verbose to my taste !
- Hard to understand what's going on



Vector compiler extensions

Practical vectorization

Principle

- Compiler extended syntax to write SIMD code
- Compiler specific, mostly (clang and gcc are close)
- Allows to use vector types naturally

Pros

- Easy to use
- (Almost) independent of processor

Cons

- Limited instruction set
- Compiler specific



Practically for Mandelbrot

Practical vectorization

Code

```
typedef float Vec8f __attribute__ ((vector_size (32)));
typedef int Vec8i __attribute__ ((vector_size (32)));
Vec8i kernel(Vec8f ax, Vec8f ay) {
    Vec8f x{0};
    Vec8f y{0};
    for (int n = 1; n <= 100; n++) {
        Vec8f newx = x*x - y*y + ax;
        Vec8f newy = 2*x*y + ay;
        Vec8i cmpmask = (4 < newx*newx + newy*newy);</pre>
```

• Syntax very close to scalar case

• Only change : the comparison is returning a mask rather than a boolean



The library way

actical vectorization

Expectations

- Write compiler agnostic code
- With natural syntax, a la compiler extensions
- Evolve with technologies without modifying the code

Many available libraries

VC, xSIMD, VCL, UME::SIMD, E.V.E., VecCore, ...

- a proposal has been made to C⁺⁺standard comitee
 - vector support is coming in the standard (cppref)
- VCL is header only library, so easy to use
- E.V.E has support for AVX512 and masked operations
- VecCore is an attempt to rule them all
 - basically a common wrapper on top on the rest



VCL - Practically for Mandelbrot

Practical vectorization

Code

```
#include <vectorclass.h>
Vec8i kernel(Vec8f ax, Vec8f ay) {
    Vec8f x{0};
    Vec8f y{0};
    for (int n = 1; n <= 100; n++) {
        Vec8f newx = x*x - y*y + ax;
        Vec8f newy = 2*x*y + ay;
        Vec8f newcmp = (4 < newx*newx + newy*newy);
    }
}</pre>
```

• Code very close to vector extensions' one, but compiler agnostic

• Still using mask obviously



STL - Practically for Mandelbrot

Practical vectorization

Code

```
#include <experimental/simd>
namespace stdx = std::experimental;
using float_v = stdx::native_simd<float>;
using int_v = stdx::fixed_size_simd<int, float_v::size()>;
int_v kernel(float_v ax, float_v ay) {
   float_v x(0);
   float_v y(0);
   for (int n = 1; n <= 100; n++) {
     float_v newx = x*x - y*y + ax;
     float_v newy = 2*x*y + ay;
     auto newcmp = 4 < newx*newx + newy*newy;
</pre>
```

- Note that the code is vector width agnostic this time !
- Still experimental and needs polishing, gcc only



What to expect ?

Practical vectorization

- 1 Introduction
- 2 Measuring vectorization
- 3 Vectorization Prerequisite
- 4 Vectorizing techniques in C++
- 5 What to expect ?



Amdahl strikes back

actical vectorization

Remember the talk on parallelisation ? I revisited it slightly

20 Applies to a fixed size problem, Vectorizable part 18 speedup in terms of time 50% 16 75% 14 90% 12 Maximum achievable speedup Speedup 95% 10 Speedup_{max} = $\frac{1}{(1-p)+\frac{p}{2}}$ 8 6 4 2 • p the vectorizable portion, $p \in [0, 1]$ 8 16 32 64 128 256 512 vector width (nb floats) n vector width (floats)

"... the effort expended on achieving high parallel processing rates is wasted unless it is accompanied by achievements in sequential processing rates of very nearly the same magnitude." - me, 2019

When does vectorization bring speed ?

ctical vectorization

Vectorization will bring speed if

- The code in computing intensive
- You have enough parallelism (think horizontal vectorization)
- The code has few branches
- The data have proper format (SoA)

Vectorization won't necessarily work

- If you do not have SoA and conversion is too costly
 - you lose back what you won (or more ?)
- For specific algorithms
 - typically standard sorting algorithm (std::sort)
 - for that case SoA is even to be avoided

A matter of testing and experience. You'll be surprised for sure



A word on Vectorization and IO

actical vectorization

The Problem

- When you optimize one piece, you put more pressure on the others
- Speeding up CPU may lead to memory bandwidth issues

Typical scenario

- Suppose you get x16 speedup on your matrix vector code
- So you'll use 16x more input data than you used to
- Do you have the memory bandwidth for that ?



Roofline Model

tical vectorization

Definition

Let's define for a given piece of code (aka kernel) :


- $\ensuremath{\mathcal{W}}$ work, number of operations performed
 - Q memory traffic, number of bytes of memory transfers
- $I = \frac{W}{Q}$ the arithmetic intensity

And let's define for a given hardware :

 $\beta\,$ the peak bandwidth in bytes/s, usually obtained via benchmarks

 $\pi\,$ the peak performance in flops/s, derived from the architecture

All this is plotted in a log-log graph of flops/s versus arithmetic intensity



S. Ponce - CERN


Practical vectorization

49 / 50



Realistic Roofline plot

- Multiple lines for different levels of caches
- Multiple lines for vectorization and FMA







Conclusion

Key messages of the day

- Vectorization requires a suitable data model, typically SoA
 - And always prefer horizontal vectorization when you can
- There are several ways to vectorize
 - Check whether autovectorization works for you
 - Otherwise choose between intrinsics, compiler extensions and libraries
- Do not build wrong expectations on the overall speedup
 - Amdahl's law is really stubborn
 - $\bullet\,$ And you may hit other limitations, like I/O