



Bundesministerium für Bildung und Forschung

GEFÖRDERT VOM



[23]

6G-ICAS4Mobility

Light Rabbit

Implementing a White Rabbit node on COTS AMD development boards without relying on external VCXOs

Frederik Pfautsch, Ulrich Langenbach




6G-ICAS4Mobility: Scenario




6G-ICAS4Mobility

Integrated Communication and Sensing in 6G for stationary and mobile nodes





6G-ICAS4Mobility: An example node structure






White Rabbit ... on an Ettus X310 USRP

- AMD Kintex-7 XC7K410T FPGA
- PCle
- 2x SFP+ (10G or 1G)
- Optional GPSDO
- DA-15 GPIO port
- 2x RF Front-End Daughter Board slots


- \Rightarrow No VCXOs!
- \Rightarrow No QPLLs with FRAC-N support!
- \Rightarrow 7Series fabric \Rightarrow use MMCMs!






MMCM-based Implementation


- Clock oscillator can have any reasonable frequency
- Frequency is adjusted by repeated phase shifts
- PLL for cleaning chained behind phase-shifting MMCM





MMCM: Dynamic Phase Shift Interface





- Add up (unsigned part of) 16 Bit DAC value every 12 cycles
- Sign bit \rightarrow PSINCDEC
- On wraparound \rightarrow PSEN = '1'
- Shift by 1/56 th of a VCO period

https://docs.amd.com/v/u/en-US/ug472_7Series_Clocking




2024-03-20

Measurement Setups

TAPR-TICC (PPS), D-DMTD on ZC706 (10 MHz)


R&S RTO1044






D-DMTD based Measurement Setup: 10MHz

- Employ D-DMTD again
 N = 999
 - W = 62
 - \Rightarrow 10ps resolution
- Compare to Seven Solutions WR switch
- Gather phase and frequency information





Allan Deviation: MMCM-based




TAPR-TICC based Measurement Setup



2024-03-20

Histogram: MMCM-based




D-DMTD based Measurement Setup



2024-03-20

10MHz TIE: MMCM-based








Spectrum 10 MHz: MMCM-based



		10:49:34
	······································	Horizontal
Diagram1: Ch2 🔀		Res:100 ps / 10 GSa/s
AND INV		RL: 40 MSa RT
168 mV		Scl: 400 µs/div
-468 mV	-4.4 ms	Pos: -3.9994425 ms
		Trigger Normal
632 mV		A: Edge A Ch1 Lvl: 250 mV
432 mV Zoom1: Ch2 🔀		LVI: 250 MV
- producere prod	and provident production and the production of t	page (States to see States)
- 332 mV	- * * * * *- *	Ch2Wfm1 💭
		Solu 100 my/div
232 mV		Pos: 0 div
132 mV		Off: 32 mV Off: 32 mV Cpl: DC 500 Dec:Sa TA: Off
manager manager and and a second se	hasternessen	Cpl: DC 50Q
→ 32 mV	· · · · · · · · · · · · · · · · · · ·	BW: 4 GHz
22/		WITT ONE
	•••••••••••••••••••••••••••••••••••••••	
		Math1 🥅
- 168 mV		Scl: 10 dB/div
- 268 mV	i	Off: -35 dBm
		FFTmag(Ch2)
- 368 mV		RBW: 500 kHz
-468 mV	50 ns/div	
15 dBm Diagram2: M1 🔀		
5 dBm		
MI>		
-5 dBm 1		
-15 dBm-		
-25 dBm		
35 dBm		
-45 dBm	····	
55 dBm		
	un franziski se standar na sena da i sana andre sa se se	R&S FFT
		NOJIII
75 dBm	and the second as a second as a second as the second as a second s	
		R&S RTO1044
-85 dBm 15 MHz 30 MHz 45 MHz	60 MHz 75 MHz 90 MHz 105 MHz 120	MHz 135 MHz 150 MHz
The second secon	and the contraction of the later of the second	the second

mle

VERANO: In-vehicle Radar Networks $\sqrt{=}R \land N \textcircled{O}$



Radar Network Demonstrators

- Al based Radar Image Processing
- Radar Image Compression
- OFDM Radar, etc.
- Radar Imaging
- Front-end research

Frequency/ Trigger Distribution via

- Coax cable
- Ethernet with PTP v2.1
- Wireless LO distribution


VCXO Technologies (Dormouse FMC Card)

- AMD ZUP/RFSoC GTHe4/GTYe4 QPLL
- SiT3521



QPLL-based Implementation


- Multiple GTH Quads
- External fixed GTH reference clock slightly below 125 MHz
- QPLL output clock needs to pass through a channel TX to be available in fabric
- Frequency is adjusted using the QPLL "SDM" feature





10MHz TIE: QPLL-based









Spectrum 10 MHz: QPLL-based







Dormouse: an FMC Card based on the FCWR Card





Conclusion

- Loss of accuracy compared to "conventional" VCXOs
- QPLL (Ultrascale fabric) has higher precision and accuracy (than MMCM)
- MMCMs are more widely available, requires less resources

⇒ What's next? Work-in-progress...

- Absolute Calibration with the special SFP Loopback Module
- Measure FPGA-internal (bitstream) delays and jitter effects
- Investigate effects of phase-shifting MMCM
- Investigate reset and power-on randomness



Thank You!

- DESY for providing loaner of a White Rabbit Switch
- U Ulm for supporting the measurements, e.g. with their R&S RTO, etc.
- BMBF for funding the 6G-ICAS4Mobilitx and VERANO projects

GEFÖRDERT VOM





Backup



References (1) (automatic numbering: don't delete or insert entries => append!)

- 1. White Rabbit Logo https://ohwr.org/project/white-rabbit/wikis/Documents/White-Rabbit-logo
- 2. "The White Rabbit Project Technical introduction" 2012 White Rabbit Core Hands-on Training CERN <u>https://www.ohwr.org/project/wr-cores/uploads/c388c34f955b01285a8df078b52fcbad/WR_Course_-_Introduction_to_White_Rabbit.pdf</u>
- 3. "The White Rabbit project Sub-nanosecond synchronization and determinism in accelerator controls" T. Wlostowski, CERN, 2011 https://www.i-tech.si/wp-content/uploads/2023/06/The_White_Rabbit_Project_compressed.pdf
- 4. "Precise time and frequency transfer in a White Rabbit network" T.Włostowski, M.Sc thesis Warsaw University of Technology, 2011 https://ohwr.org/project/white-rabbit/uploads/6a357829064b9e27a46fbce4cb4398b4/mgr.pdf
- 5. "THE INCLUSION OF WHITE RABBIT INTO THE GLOBAL INDUSTRY STANDARD IEEE 1588" M. Lipiński, CERN https://cds.cern.ch/record/2809583/files/document.pdf
- 6. "White Rabbit" Maciej Lipinski, CERN, 2019 European Frequency and Time Seminar, Besancon, France https://ohwr.org/project/white-rabbit/wikis/uploads/9fbf7682abcfc1dc5e8015e41d455a49/Lipinski-2019-WhiteRabbit.pdf
- 7. "A graphic overview of all accelerators in operation at CERN." Landua, Fabienne https://commons.wikimedia.org/wiki/File:CERN_accelerator_complex_2022.png
- 8. "Methods to Increase Reliability and Ensure Determinism in a White Rabbit Network" Maciej Marek Lipinski, Ph.D thesis Warsaw U. of Tech. https://cds.cern.ch/record/2261452/files/CERN-THESIS-2016-283 2.pdf?version=1
- 9. KM3NeT the next generation neutrino telescopes <u>https://www.km3net.org</u>
- 10. "Accuracy and Precision", Cullen College of Engineering, University of Houston <u>https://engines.egr.uh.edu/episode/1742</u>
- 11. "SFP+ timing calibration module" G.C. Visser & P. Jansweijer 2019 https://ohwr.org/project/wr-calibration/wikis/uploads/bddf7188e3db88c474cc40760af093bd/SFP_timing_calibration_module.pdf



References (2) (automatic numbering: don't delete or insert entries => append!)

- 12. "White Rabbit Electrical Absolute Calibration Procedure" P.P.M. Jansweijer & H.Z. Peek & T.J. Pinkert & G.C. Visser, 2018 <u>https://www.ohwr.org/project/wr-</u> calibration/uploads/6655d2520cbe87aa2a67d3a118ea2327/WhiteRabbitElectricalAbsoluteCalibrationProcedure.pdf
- 13. "Digital Dual Mixer Time Difference: Phase noise & stability" Mattia Rizzi, 2017 <u>https://ohwr.org/project/wr-low-jitter/uploads/62c4f265c806154bef2a067600d3e15e/DDMTD_report_final.pdf</u>
- "White Rabbit clock characteristics" Mattia Rizzi & Maciej Lipinski & Tomasz Wlostowski & Javier Serrano & Grzegorz Daniluk & Paolo Ferrari & Stefano Rinaldi, University of Brescia, Italy & CERN, Geneva, Switzerland <u>https://white-rabbit.web.cern.ch/documents/White_Rabbit_Clock_Characteristics.pdf</u>
- 15. "Current Developments of IEEE 1588 (Precision Time Protocol)" Kilian Rösel & Max Helm & Johannes Zirngibl & Henning Stubbe, Department of Informatics, Technical University of Munich, Germany <u>https://www.net.in.tum.de/fileadmin/TUM/NET/NET-2021-05-1/NET-2021-05-1_04.pdf</u>
- 16. IEEE 802.1AS-2020 => p. 52
- 17. "PCI Express® Base Specification Revision 5.0, Version 1.0" PCI-SIG, 2019 => Fig 6-23
- 18. "VERANO Projekt-Übersicht" Infineon https://www.infineon.com/cms/en/product/promopages/VERANO-Projekt/#Projekt-Uebersicht
- 19. "N310 Schematic", Ettus Research, https://kb.ettus.com/images/5/51/USRP_N310_N300_MB_Schematic.pdf
- 20. N310 Wiki, Ettus Research, https://kb.ettus.com/N300/N310
- 21. "White Rabbit Ethernet-based solution for sub-ns synchronization and deterministic, reliable data delivery" Maciej Lipinski @ 2013 IEEE Plenary Meeting Geneve <u>https://www.ieee802.org/802_tutorials/2013-07/WR_Tutorial_IEEE.pdf</u>
- 22. "Highly Accurate Time Dissemination and Network Synchronization" Helmut Imlau, Deutsche Telekom @ ISPCS 2019 <u>https://www.researchgate.net/profile/Helmut-Imlau-</u> 2/publication/226012265_Highly_Accurate_Time_Dissemination_and_Network_Synchronization_at_ISPCS_2010/links/Ed

2/publication/336013265_Highly_Accurate_Time_Dissemination_and_Network_Synchronization_at_ISPCS_2019/links/5d8be0e6458515202b 68f587/Highly-Accurate-Time-Dissemination-and-Network-Synchronization-at-ISPCS-2019.pdf




References (3) (automatic numbering: don't delete or insert entries => append!)

- 23. "6G-ICAS4Mobility Projekt Webseite", https://www.6g-icas4mobility.de/
- 24. "Mobilität der Zukunft: Arbeit an Projekt 6G-ICAS4Mobility", <u>https://cis-rostock.de/aktuell/mobilitat-der-zukunft-arbeit-an-projekt-6g-icas4mobility.html</u>
- 25. "USRP X310 High Performance Software Defined Radio Ettus Research", https://www.ettus.com/all-products/x310-kit/
- 26. "10 MHZ Distribution Amplifier SV1AFN.com" https://www.sv1afn.com/en/gnss-gps/10-mhz-distribution-amplifier.html
- 27. "The TICC Timestamping/Time Interval Counter TAPR", <u>https://tapr.org/product/tapr-ticc/</u>




Light Rabbit

- Lower barrier to entry
- Reduces board complexity
- Enables 'legacy' HW w/o VCXOs






TAPR-TICC based Measurement Setup: PPS





Histogram: MMCM-based




D-DMTD based Measurement Setup



2024-03-20

Histogram: MMCM-based




D-DMTD based Measurement Setup



2024-03-20

QPLL: Sigma-Delta Dynamic Frac-N Interface


- Sigma-Delta toggle between N and N+1
- 200 ppm dynamic tuning range
- 16 Bit DAC is mapped to 18 Bit SDM[0/1]DATA value



https://docs.amd.com/v/u/en-US/ug578-ultrascale-gty-transceivers




Allan Deviation: QPLL-based






Histogram: QPLL-based





2024-03-20

Histogram: QPLL-based





Dual ZCU102 MLE WR Nodes Directly Connected






X310 WR Node Connected to WR Switch





10 MHz Distribution (sine)






R&S FFT R&S RTO1044



10 MHz Distribution (LVCMOS)






R&S FFT R&S RTO1044




10 MHz Distribution (LVMCMOS)



R&S FFT R&S RTO1044




WR Switch vs. ZCU102: PPS and 10 MHz



R&S RTO1044



WR Switch 10 MHz




R&S FFT R&S RTO1044



MMCM-based Implementation

- ZC706 using fabric MMCMs
- Clock oscillator can have any reasonable frequency
- Generated reference clock needs FPGA-external path to GTH reference clock pin (directly or through external PLL passthrough)
- Frequency is adjusted by repeated phase shifts





QPLL-based Implementation

- ZCU102 using GTH QPLLs
- Requires multiple GTH Quads
- Requires external fixed GTH reference clock slightly below (or above) 125 MHz
- Main and ETH QPLL are tuned equally and simultaneously
- QPLL output clock needs to pass through a channel TX to be available in fabric
- Frequency is adjusted using the QPLL "SDM" feature

