5th 28 nm Mixed-Signal Design Workshop

Report of Contributions

5th 28 nm Mixed- $\cdots\,$ / Report of Contributions

Welcome

Contribution ID: 1

Type: not specified

Welcome

Monday 8 April 2024 09:00 (20 minutes)

Presenter: CARATELLI, Alessandro (CERN, EPFL)

Technology Overview and design $\,\cdots\,$

Contribution ID: 2

Type: not specified

Technology Overview and designer's guidelines

Monday 8 April 2024 09:20 (50 minutes)

Presenter: BANDI, Franco Nahuel (CERN)

Overview of the 28nm common d …

Contribution ID: 4

Type: not specified

Overview of the 28nm common design platform

Monday 8 April 2024 10:10 (30 minutes)

Presenter: ANDORNO, Marco (CERN)

Total Ionizing Dose response of t \cdots

Contribution ID: 5

Type: not specified

Total Ionizing Dose response of the 28nm technlogy

Monday 8 April 2024 10:55 (1h 5m)

Presenter: BORGHELLO, Giulio (CERN)

Single event effects hardening in …

Contribution ID: 6

Type: not specified

Single event effects hardening in digital design

Wednesday 10 April 2024 10:45 (45 minutes)

Presenter: CARATELLI, Alessandro (CERN, EPFL) **Session Classification:** Digital design 5th 28 nm Mixed- $\cdots\,$ / Report of Contributions

Lab session

Contribution ID: 16

Type: not specified

Lab session

Presenter: CARRIERE, Philippe (Cadence) **Session Classification:** Analog design 5th 28 nm Mixed- \cdots / Report of Contributions

Digital flow introduction

Contribution ID: 17

Type: not specified

Digital flow introduction

Wednesday 10 April 2024 10:15 (30 minutes)

Main steps of the flow, tools, Flowkit

5th 28 nm Mixed- \cdots / Report of Contributions

Block-level implementation

Contribution ID: 18

Type: not specified

Block-level implementation

Thursday 11 April 2024 09:00 (1h 15m)

Synthesis, floorplan

5th 28 nm Mixed- · · · / Report of Contributions

Block-level implementation

Contribution ID: 19

Type: not specified

Block-level implementation

Thursday 11 April 2024 10:30 (1h 30m)

Placement, clock tree synthesis, routing

Lab session (Block-level impleme ...

Contribution ID: 20

Type: not specified

Lab session (Block-level implementation)

Thursday 11 April 2024 13:30 (1h 15m)

Author: DEKHIL, Erwan (Cadence)

Presenters: CARATELLI, Alessandro (CERN, EPFL); DEKHIL, Erwan (Cadence); ANDORNO, Marco (CERN)

Lab session (Block-level impleme ...

Contribution ID: 21

Type: not specified

Lab session (Block-level implementation)

Thursday 11 April 2024 15:00 (2h 30m)

Author: DEKHIL, Erwan (Cadence)

Presenters: CARATELLI, Alessandro (CERN, EPFL); DEKHIL, Erwan (Cadence); ANDORNO, Marco (CERN)

5th 28 nm Mixed- · · · / Report of Contributions

Hierarchical implementation

Contribution ID: 22

Type: not specified

Hierarchical implementation

Friday 12 April 2024 09:00 (1h 15m)

Top level analysis with use of block model, assemble design

5th 28 nm Mixed- \cdots / Report of Contributions

Contribution ID: 23

Type: not specified

Signoff

Friday 12 April 2024 13:30 (1h 30m)

Signoff

Timing analysis, power analysis, DRC, LVS

5th 28 nm Mixed- · · · / Report of Contributions

Lab session

Contribution ID: 24

Type: not specified

Lab session

Author: GENNERET, Bertrand (cadence design systems)

Presenters: CARATELLI, Alessandro (CERN, EPFL); GENNERET, Bertrand (cadence design systems); ANDORNO, Marco (CERN)

Lab session (Signoff)

Contribution ID: 25

Type: not specified

Lab session (Signoff)

Friday 12 April 2024 15:15 (2h 15m)

Author: DEKHIL, Erwan (Cadence)

Presenters: CARATELLI, Alessandro (CERN, EPFL); DEKHIL, Erwan (Cadence); ANDORNO, Marco (CERN)

Lab session (Analog simulation)

Contribution ID: 26

Type: not specified

Lab session (Analog simulation)

Monday 8 April 2024 13:50 (1h 25m)

Presenter: DORNELAS, Helga (Cadence) **Session Classification:** Analog design

Lab session (Mixed-signal simula ····

Contribution ID: 27

Type: not specified

Lab session (Mixed-signal simulation)

Tuesday 9 April 2024 09:00 (1h 30m)

Presenter:DORNELAS, Helga (Cadence)Session Classification:Mixed-signal design

Lab session (Mixed-signal simula ····

Contribution ID: 28

Type: not specified

Lab session (Mixed-signal simulation)

Monday 8 April 2024 16:00 (1h 30m)

Presenter:DORNELAS, Helga (Cadence)Session Classification:Mixed-signal design

Analog Backend VXL Best Practices

Contribution ID: 29

Type: not specified

Analog Backend VXL Best Practices

Tuesday 9 April 2024 10:45 (15 minutes)

Presenter:CARRIERE, Philippe (CERN)Session Classification:Analog design

Lab session (Analog backend)

Contribution ID: 30

Type: not specified

Lab session (Analog backend)

Tuesday 9 April 2024 13:30 (1h 15m)

Presenter: CARRIERE, Philippe (Cadence) **Session Classification:** Analog design

DRC/LVS with PVS

Contribution ID: 31

Type: not specified

DRC/LVS with PVS

Tuesday 9 April 2024 15:50 (20 minutes)

Presenter: CARRIERE, Philippe (Cadence) **Session Classification:** Analog design

Analog simulation with Explorer \cdots

Contribution ID: 32

Type: not specified

Analog simulation with Explorer and Assembler

Monday 8 April 2024 13:30 (20 minutes)

Presenter: DORNELAS, Helga (Cadence) **Session Classification:** Analog design

Mixed-signal simulation with Xc $\,\cdots\,$

Contribution ID: 33

Type: not specified

Mixed-signal simulation with Xcelium and Virtuoso

Monday 8 April 2024 15:30 (30 minutes)

Presenter:DORNELAS, Helga (Cadence)Session Classification:Mixed-signal design

Lab session (Analog backend)

Contribution ID: 34

Type: not specified

Lab session (Analog backend)

Tuesday 9 April 2024 11:00 (1 hour)

Presenter:CARRIERE, Philippe (CERN)Session Classification:Analog design

Lab session (DRC/LVS with PVS)

Contribution ID: 35

Type: not specified

Lab session (DRC/LVS with PVS)

Tuesday 9 April 2024 16:10 (1h 20m)

Presenter:CARRIERE, Philippe (CERN)Session Classification:Analog design

IP block integration (Liberty file a \cdots

Contribution ID: 36

Type: not specified

IP block integration (Liberty file and Abstract)

Wednesday 10 April 2024 09:00 (15 minutes)

Presenter: ANDORNO, Marco (CERN)

Session Classification: Mixed-signal design

Lab session (Liberty file)

Contribution ID: 37

Type: not specified

Lab session (Liberty file)

Wednesday 10 April 2024 09:15 (45 minutes)

Presenters: CARATELLI, Alessandro (CERN, EPFL); ANDORNO, Marco (CERN) **Session Classification:** Mixed-signal design 5th 28 nm Mixed- · · · / Report of Contributions

Timing constraints and synthesis

Contribution ID: 38

Type: not specified

Timing constraints and synthesis

Wednesday 10 April 2024 13:30 (1h 45m)

5th 28 nm Mixed- · · · / Report of Contributions

Lab session (TMR)

Contribution ID: 39

Type: not specified

Lab session (TMR)

Wednesday 10 April 2024 11:30 (1 hour)

Presenters: CARATELLI, Alessandro (CERN, EPFL); ANDORNO, Marco (CERN)

Lab session (Synthesis and LEC)

Contribution ID: 40

Type: not specified

Lab session (Synthesis and LEC)

Wednesday 10 April 2024 15:30 (2 hours)

Author: DEKHIL, Erwan (Cadence)

Presenters: CARATELLI, Alessandro (CERN, EPFL); DEKHIL, Erwan (Cadence); ANDORNO, Marco (CERN)

Lab session (Hierarchical implem ...

Contribution ID: 41

Type: not specified

Lab session (Hierarchical implementation)

Friday 12 April 2024 10:30 (1h 30m)

Author: DEKHIL, Erwan (Cadence)

Presenters: CARATELLI, Alessandro (CERN, EPFL); DEKHIL, Erwan (Cadence); ANDORNO, Marco (CERN)

5th 28 nm Mixed- \cdots / Report of Contributions

Abstract generation

Contribution ID: 42

Type: not specified

Abstract generation

Tuesday 9 April 2024 15:00 (20 minutes)

Presenter: CARRIERE, Philippe (CERN)

Session Classification: Mixed-signal design

Lab session (Abstract)

Contribution ID: 43

Type: not specified

Lab session (Abstract)

Tuesday 9 April 2024 15:20 (30 minutes)

Presenter: CARRIERE, Philippe (CERN)

Session Classification: Mixed-signal design

Lab Session (Digital Flow and TM $\,\cdots\,$

Contribution ID: 44

Type: not specified

Lab Session (Digital Flow and TMR techniques)

Presenter: CARATELLI, Alessandro (CERN, EPFL) **Session Classification:** Digital design