Jun 11 – 13, 2024
CERN
Europe/Zurich timezone
There is a live webcast for this event.
FDF2024 pictures are online! Click the link in the side bar

Best practices to open-source FPGA designs

Jun 11, 2024, 2:40 PM
30m
30/7-018 - Kjell Johnsen Auditorium (CERN)

30/7-018 - Kjell Johnsen Auditorium

CERN

190
Show room on map
HDL verification and simulation tools Introduction

Speaker

Javier Serrano (CERN)

Description

Open Source revolutionised software development by promoting collaboration, innovation, and openness. As FPGA designers, you can leverage this approach and share your HDL designs with the world.
In this presentation, we will discuss a step-by-step process to help you open-source your HDL designs effectively. We will begin by addressing the key question of where to host your HDL. We will then provide guidance on selecting an appropriate licence. Essential elements to ensure a smooth collaboration experience include setting up version control, issue management, documentation, verification and testing procedures. After a brief description of these best practices, we will show how adopting them can encourage contributions, and help maintain high quality in your project. ⁤Lastly, we will examine the role of your employer in open-sourcing FPGA designs, using CERN as an example and describing how its newly-established Open Source Program Office (OSPO) can help in this process.

Talk's Q&A During the talk
Talk duration 20'+10'
Will you be able to present in person? Yes

Primary author

Javier Serrano (CERN)

Presentation materials