Jun 11 – 13, 2024
CERN
Europe/Zurich timezone
There is a live webcast for this event.
FDF2024 pictures are online! Click the link in the side bar

Convenient and reliable clock domain crossings, using scoped constraints and reusable blocks

Jun 11, 2024, 3:40 PM
40m
30/7-018 - Kjell Johnsen Auditorium (CERN)

30/7-018 - Kjell Johnsen Auditorium

CERN

190
Show room on map
Sharable HDL cores Sharable HDL Cores

Speaker

Lukas Vik (Freelance)

Description

Despite being used regularly by all FPGA designers, very few people know how to properly and reliably constrain a clock domain crossing (CDC). Timing constraints are indeed one of the hardest parts of FPGA design. It is an elusive art that is impossible to google and impossible to verify.

In this session we will discuss a few common CDC topologies. Analyze them, discuss some common mistakes, and discover their error modes. Most importantly, we will discuss how to make them robust using timing constraints. We will also discuss how scoped constraint files enable reusable CDC blocks, so the user never has to write a single line of TCL/XDC.

We will introduce the library of generic and reusable CDC blocks available in the open-source hdl-modules project. Peer-reviewed, proven in use, and constructed after thorough discussion and analysis, to give as reliable operation as possible.

Talk's Q&A During the talk
Talk duration 20'+10'
Will you be able to present in person? Yes

Primary author

Lukas Vik (Freelance)

Presentation materials