Prospects of RFSoC technology in astroparticle physics experiments

Alexander (Sasha) Novikov

Bartol Research Institute, University of Delaware. novikov@udel.edu

FPGA Developers' Forum, CERN, June-12 2024







Dela... where?



image from wikipedia



Motivation

- 2 RFSoC Technology
- **③** Software Tools and Evaluation Boards

4 Useful Resources

5 Conclusion

Motivation

Various astroparticle experiments (e.g. IceCube (gen2), PUEO, RNO-G, and others) especially (but not limited to) the ones detecting RF signals (Askaryan and/or Geomagnetic) often share common requirements:

- Multichannel DAQ with $\sim (100 MHz 2GHz)$ bandwidth and long/multiple buffers;
- Multichannel Tx (arbitrary signal generator):
 - In-situ calibration and medium (e.g. ice) studies;
 - Building a 'test-bench' for DAQ: simulated signals and noise in various configurations and various phases;
- Beam forming.

An RFSoC technology by AMD (Xilinx) may be a possible **flexible** solution for both DAQ and Tx parts.

In this *very general* talk I'll try to summarize what we've learnt so far when working with RFSoC devices and corresponding tools/IPs.

Sasha Novikov (University of Delaware)

RFSoC in astroparticle physics experiments

RFSoC General Idea: ADC+DAC, FPGA, PS in one chip



Figure from RFSoC Book

• RF Data Converters:

• ADCs (up to 16): 12/14-bit up to 5.0 GSa/s;

- DACs (up to 16): 14-bit up to 9.85 GSa/s;
- PL FPGA (various options, next slide)
- PS:
 - Quad-core Arm Cortex-A53 Operating System (PetaLinux, PYNQ);
 - Dual-core Arm Cortex-R5 Real-Rime Processor – Low-Level Real Control.

Sasha Novikov (University of Delaware)

RFSoC: Versions

_	Dev	ice Name	ZU21DR	ZU25DR	ZU27DR	ZU28DR	ZU29DR	ZU39DR	ZU42DR	ZU43DR	ZU46DR	ZU47DR	ZU48DR	ZU49DR
_					Gen 1			Gen 2			Gen	13		
					Quad-core Arm	Cortex®-A53 N	IPCore™ up to 1	.3GHz, Dual-cor	re Arm Cortex-R5	F MPCore up to	533MHz			
12-bit	RF-ADC	# of ADCs	0	8	8	8	16	16	-	-	-	-	-	-
	w/DDC	Max Rate (GSPS)	0	4.096	4.096	4.096	2.058	2.220	-	-	-	-	-	-
14-bit	RF-ADC	# of ADCs	-	-	-	-	-	-	8 2	4	8 4	8	8	16
	w/DDC	Max Rate (GSPS)	-	-	-	-	-	-	2.5 5.0	5.0	2.5 5.0	5.0	5.0	2.5
14-bit P	RF-DAC	# of DACs	0	8	8	8	16	16	8	4	12	8	8	16
	w/DUC	Max Rate (GSPS)	0	6.554	6.554	6.554	6.554	6.554	9.85(3)	9.85 ⁽³⁾	9.85(3)	9.85 ⁽³⁾	9.85(3)	9.85(3)
		SD-FEC	8	0	0	8	0	0	0	0	8	0	8	0
Digit		al Front-End (DFE)	-	-	-	-	-	-	-	-	-	-	-	-
Number of DDCs per RF-ADC ⁽³⁾ RF input Freq max. GHz Decimation / Interpolation		DCs per RF-ADC(1)	0	1	1	1	1	1	1	2	1	1	1	1
				4			5			6				
		1x, 2x, 4x, 8x				1x, 2x, 4x, 8x		1x, 2x, 3x, 4x, 5x, 6x, 8x, 10x, 12x, 16x, 20x, 24x, 40x						
	Syst	tem Logic Cells (K)	930	678	930	930	930	930	489	930	930	930	930	930
		CLB LUTs (K)	425	310	425	425	425	425	224	425	425	425	425	425
	Ma	x. Dist. RAM (Mb)	13.0	9.6	13.0	13.0	13.0	13.0	6.8	13.0	13.0	13.0	13.0	13.0
	Tota	Block RAM (Mb)	38.0	27.8	38.0	38.0	38.0	38.0	22.8	38.0	38.0	38.0	38.0	38.0
		UltraRAM (Mb)	22.5	13.5	22.5	22.5	22.5	22.5	45.0	22.5	22.5	22.5	22.5	22.5
		DSP Slices	4,272	3,145	4,272	4,272	4,272	4,272	1,872	4,272	4,272	4,272	4,272	4,272
		GTY Transceivers	16	8	16	16	16	16	8	16	16	16	16	16
		PCIe® Gen3 x16	2	1	2	2	2	2	-	-	-	-	-	-
PCIe [®] Gen3 x16/Gen4 x8 / CCIX ⁽²⁾ 150G Interlaken 100G Ethernet MAC/PCS w/RS-FEC		/Gen4 x8 / CCIX ⁽²⁾	-	-	-	-	-	-	0	2	2	2	2	2
		150G Interlaken	1	1	1	1	1	1	0	1	1	1	1	1
		AC/PCS w/RS-FEC	2	1	2	2	2	2	0	2	2	2	2	2
		System Monitor	2	2	2	2	2	2	2	2	2 2	2	2	2
		Speed Grades	-1E, -1J, -1U, -2E, -2LE, -2J, -2U	-1E, -11, -1U, -2E, -2LE, -21, -2U	-1E, -11, -111, -2E, -2LE, -28, -2U	-1E, -11, -111, -2E, -2LE, -21, -2LI	-1E, -1I, -1U, -2E, -2LE, -2I, -2U	-21, -21.1	-1E, -1I, -1U, -2E, -2I, -2U	-18, -11, -111, -28, -21, -211	-1E, -1U, -1U, -2E, -2U, -2U	-1E, -1J, -1U, -2E, -2J, -2U	-1E, -1J, -1U, -2E, -2J, -2U	-1E, -1U, -1U -2E, -2U, -2U
sckage stprint	Padra	ge Dimensions	PSID, HDID, HPID GTR, GTY RF-ADC, RF-DAC	PSID, HDID, HPIO GTR, GTY FF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTF, GTY RF-ADC, FF-DAC	PSIO, HDIO, HPIO GTF, GTY RF-ADC, RF-DAC	PSIO, HOIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HOIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY FF-ADC, RF-DAC	PSIO, HDIO, HP GTR, GTY RF-ADC, RF-DA
156		35x35	214, 72, 208 4, 16 0, 0											
156		35x35		214, 48, 104 4, 8 8, 8	214, 48, 104 4, 8 8, 8	214, 48, 104 4, 8 8, 8			214, 24, 128 4, 8 10, 8	214, 48, 104 4, 8 4, 4		214, 48, 104 4, 8 8, 8	214, 48, 104 4, 8 8, 8	
517		40x40		214, 48, 299 4, 8 8, 8	214, 48, 299 4, 16 8, 8	214, 48, 299 4, 16 8, 8				214, 48, 299 4, 16 4, 4		214, 48, 299 4, 16 8, 8	214, 48, 299 4, 16 8, 8	
760	43	2.5x42.5					214, 96, 312 4, 16 16, 16	214, 96, 312 4, 16 16, 16						214, 96, 31 4, 16 16, 16
760	43	2.5x42.5									214, 48, 312 4, 16 12, 12			

Sasha Novikov (University of Delaware)

RFSoC in astroparticle physics experiments

RFSoC: Versions

		Device Name		ZU63DR		ZUE	4DR	ZU65DR	ZU6	7DR		
									DFE			
				Quad-core Arm [®] Cortex [®] -A53 MPCore [™] up to 1.3GHz, Dual-core Arm Cortex-R5F MPCore up to 533MHz								
	44 54 05 405	(ppc # of	ADCs	4	2	8	2	6	8	2		
	14-DIT KF-ADC W	Max Rate (iSPS)	2.95	5.9	2.95	5.9	5.9	2.95	5.9		
	A A his DE DAG	# of	DACs	4		8		6	8			
	14-DIT RF-DAC W	Max Rate (SPS)	10.0(3)		10	0(3)	10.0(3)	10.0 ⁽³⁾			
	SD-FEC			0			D	0	0			
	Digital Front-End Hard IP (DFE IP)			Channel Filter, DUC/DDC, Mixer, CFR, Complex Equalizer, PQ Resampler, DPD								
		Low PHY Hard IP			FFT/IFFT, PRACH		ne	FFT/iFFT, PRACH	FFT/iFFT	FFT/IFFT, PRACH		
	Number of DDCs per RF-ADC ⁽¹⁾			1		1		1	1			
		RF input Freq max. GHz			7.125							
		Decimation / Interpol	tion			1x, 2x, 3x, 4x, 5x, 6x, 8x, 10x, 12x, 16x, 20x, 24x, 40x						
		System Logic Cells (K)			393		28	489	48	489		
		CB ULT (n) Max. Dist. RAM (Mb) Total Block RAM (Mb) UltraRAM (Mb) DSP Sitces PCIe* Gent Xa(SGent AB) CGTY Transceivers PCIe* Gent Xa(SGent AB) (CGXY 150G Interlaken 100G Ethernet MA/PCS w/R5+FC		180		150		224	224			
				5.47		4.	4.56		6.8			
				17.6		15.8		22.8	22.8			
				36.0	5	2	2.5	45.0	45.0			
				1,200		1,4	1,872		1,8	72		
				4		8		8	8	3		
				0		0		0	(0		
				0		0		0	(0		
				1			1	1	1	1		
		System Mo	System Monitor		2		2		1	2		
	Speed Grades		ades	-11, -1LI, -2L -2LI		-11, -1LI, -21, -2LI		-11, -1LI, -21, -2LI	-11, -21,	-11, -1LI, -21, -2LI		
ţ	Package Footprint	Package Dimensions		PSIO, HDIC GTR, G RF-ADC, R), HPIO ITY F-DAC	PSIO, HE GTR RF-ADC	NO, HPIO , GTY , RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HD GTR, RF-ADC.	IO, HPIO GTY RF-DAC		
				214, 24	130	214, 2	4, 130	214, 24, 130	214, 2	4, 130		
	E1156	6 35x35		4,8		4, 8		4, 8	4,8 4,			

Notes

Notes: 1. This value applies when all RF I/O of an RF-ADC tile are used. 2. Operates in compatibility mode for 16.0GT/s (Gen4) operation. See <u>PG213</u>. 3. 10GSPS RF-DAC operation is available in -2I speed grade.

3



RFDC

RF Data Converter is a key Xilinx IP for RFSoCs



ADCs and DACs are organized in tiles:

- Gen 1/Gen 2: 4 12-bit Dual RF-ADC tiles, or 4 12-bit Quad RF-ADC tiles;
- Gen 3: 1, 2, or 4 14-bit Dual RF-ADC tiles, and/or 2 or 4 14-bit Quad RF-ADC tiles;

Each tile is clocked independently.

Multi-Tile Synchronization, Beam Forming





- In order to do beam forming (phase array) the tiles must be synchronized;
- SYSREF master timing reference;
- RFDC has an MTS out-of-the-box (almost...) feature;
- MTS Overlay a great example of the MTS performance and RFSoC overall.

Software Tools

- Vivado PL (FPGA);
- Vitis PS;
- IP Integrator;
- MATLAB and Simulink;
- PYNQ + Jupyter:
 - Very simple way to start working with the devices;
 - Overlays board-specific implemented FPGA designs which can be uploaded to the chip from Jupyter;
 - No special software required works from browser.



Evaluation Boards: "Standard" Options



\$\$\$: (\$10k+)

Evaluation Boards: Academic 4x2 Version



- RFSoC 4x2, Real Digital, Academic Version;
- \$2149 requires approval from Xilinx University Program (XUP);
- Gen3 ZU48DR (4 ADCs and 2 DACs are active); QSFP28 port for 4x25, 2x50 or 1x100 Gbps
 Ethernet; 8 GBytes DDR4 (4Gbytes - PS; 4GBytes - PL); ZCU208 compatible clocking subsystem
- av^{Port} Comes with PYNQ image;
- Vivado license through XUP;
 - Power draw (entire board running a spectrum analyzer): \sim 25W.

At UD we have ZCU208 and 4x2 boards

- RFSoC Book by University of Strathclyde;
- RF Data Converter LogiCORE IP Product Guide (PG269)
- Getting in Synch with RF Data Converters: MTS;
- MTS Overlay;
- RFSoC PYNQ;
- RFSoC PYNQ Git;
- PYNQ Forum;
- Power Advantage Tool.

Conclusion

- \bullet RFSoCs are good candidates for various astroparticle experiments: both DAQ (Rx) and Tx:
 - 'Everything' in one chip \rightarrow simpler hardware design;
 - Flexibility: almost the same hardware can be used for different purposes;
 - Design can be split between different people: e.g. PL and PS;
 - PYNQ gives an opportunity to start working with the devices right away;
- However there are still some cons:
 - Price/procurement;
 - Power consumption may be too high for some applications;
 - $\bullet~$ New technology \rightarrow less expertise/resources and more bugs in designs and documentation.

Thank you!