





# FPGA Firmware Design and Verification for the ATLAS Liquid Argon Calorimeter Trigger Processor

#### Melissa Aguiar, Marcos Oliveira and Lucca Viccini

12/06/2024



# Agenda

- > Motivation
- > Design flow
- > Design examples
  - Partial-mesh switch matrix
  - Recurrent operations
  - Expensive operations
  - Clock retargeting
- > Summary



#### **Motivation**

- > It took ~8 years to develop the LAr backend firmware currently running at P1:
  - Logic implemented using time-division multiplexing (TDM);
  - Timing closure is very challenging and the area utilization is high.
- Exploration studies showed that a new architecture with parallel logic and design abstraction based on HLS can improve the overall design (provide lower logic usage, latency, better code readability, timing closure, design verification, see [1]).
  - $\circ$  The resource sharing is implemented automatically only when needed using HLS.
- > We decided to take these studies further and redesign two blocks of the current firmware in view of:
  - Reducing total area utilization by routing data more efficiently  $\rightarrow$  allowing to reduce the number of filtering blocks (high area);
  - Learn more about leveraging parallelization versus serialization for our use cases;
  - Test if HLS can be beneficial for future detector upgrades.





# **Overview of the LATOME HLS Design Flow**



# **Example A - Partial-mesh Switch Matrices**

Each board receives detector data:

>

- $\circ$  48 optical fibers  $\rightarrow$  transfer data from 8 sensors using TDM.
- Original design kept unchanged the TDM interface and routed the data to the respective filtering blocks in multiple steps.
  - The new architecture deserialize the input data and routes them to the filtering blocks in a single step implementation using a switch matrix.
    - The implementation of a full-mesh switch matrix requires 131% of the FPGA area;
    - We analysed the required routing for our 116 boards and implemented a sparse switch matrix that required only 4% of the FPGA area:
      - Comparable area to previous TDM solution;
      - Less than half of the latency.



full-mesh switch matrix example



partial-mesh (sparse) switch matrix example, for more examples see <u>here</u>



# **Example B - Recurrent Operations**

➢ We need to repeat a multi-linear encoding operation 320 times.

> We write our HLS code without needing to know beforehand if and how resource sharing will be used.

- We only write such operation in a loop and we can decide later if:
  - i. Process all 320 inputs in parallel using dedicated blocks for each input;
  - ii. Reusing some of encoding blocks to process multiple inputs using TDM.
- > The area was reduced by 40% with reutilization at the price of nearly doubling the latency [1].
- > Even in a late stage of the project, one can trade area by latency without changing source code.

Resource Sharing	Latency	Throughput	Slack (ns)	ALMs (%)
320 blocks	5	1	0.335	19,603 (4.5%)
64 blocks	9	5	0.257	11,673 (2.7%)
48 blocks	11	7	0.278	12,089 (2.8%)

Resource sharing options for the multi-linear encoding



# **Example C - Expensive Operations**

- Sometimes HLS will fail to find a RTL primitive that matches the function you are asking for:
  - In these cases, you might need to decompose a single expensive operation into multiple cheaper operations.
- > For example, Siemens Catapult HLS could not find primitives to implement our large multiplexers running at up to 280 MHz
  - We decomposed N-input multiplexer into (N-1) 2-input multiplexers, see illustrative example for N=8.



Decomposing a 8-input multiplexer to 7 2-input multiplexers



# **Example D - Clock Retargeting**

- After multiple blocks were integrated together, at a later stage of the design, we noticed that the switch matrix was failing to complete timing closure.
- The HLS tool was scheduling several operations in a single clock cycle:
  - We retargeted the HLS design to a higher clock frequency;
  - $\circ$  ~ The scheduling step was forced to pipeline the design  $\rightarrow$  at the price of higher latency.



Illustration of 3 HLS solutions targeting 3 different clock frequencies



Catapult design analyzer showing muxes implemented in different clock cycles







- > This upgrade exercise is still under progress, but we already learned some lessons;
- $\blacktriangleright$  Processing data using TDM is complex  $\rightarrow$  in some cases it will be worthy to deserialize the data before processing;
- Describing logic in parallel and using HLS allows one to explore different resource sharing options automatically for pre-selected portions of the design using TDM:
  - Trading area by latency at any stage of the design without changing the source code.
- > Reusing a block multiple times using TDM do not always lead to lower area:
  - In some cases lower resource sharing or no resource sharing at all is cheaper.
- HLS might not always find the primitives you need, but you may be able to succeed by decomposing a large task to multiple smaller ones.
- Describing logic in parallel enables clock retargeting at later stages of the design, and this can be done quickly and automatically using HLS:
  - Trading Fmax by latency at any stage without changing the source code.







# Thank you!



# **Backup Slides**



#### **LATOME Firmware**





## **LATOME HLS Implementation**





# **EMEC Adapter Block**

- >This block distributes the total energy of 6 super-cells into 4 super-cells, keeping the total energy conserved.
  - It is necessary because some of the **EMEC\_HEC** towers Ο feature 11 SCs.

				i chine
	if	(ena) {		
		y[0]	<pre>= x_internal[0] + (x_internal[1] &gt;&gt; 1);</pre>	
		y[1]	<pre>= x_internal[2] + (x_internal[1] - (x_internal[1] &gt;&gt; 1));</pre>	
		y[2]	<pre>= x_internal[3] + (x_internal[4] &gt;&gt; 1);</pre>	
		y[3]	<pre>= x_internal[5] + (x_internal[4] - (x_internal[4] &gt;&gt; 1));</pre>	
31		y[4]	= 0;	
		y[5]	= 0;	
33				G
		vld_o[0]	= vld_i[0] or vld_i[1];	
		vld_o[1]	= vld_i[1] or vld_i[2];	
		vld_o[2]	= vld_i[3] or vld_i[4]; $E'_{F1} = E_{F1} + \lfloor E_{F2}/2 \rfloor$	
		vld_o[3]	= vld_i[4] or vld_i[5]; $E'_{F2} = E_{F3} + (E_{F2} - \lfloor E_{F2} \rfloor)^2$	2])
		vld_o[4]	= true; $E_{F3}' = E_{F4} + \lfloor E_{F5}/2 \rfloor$	
		vld_o[5]	= true; $E'_{F4} = E_{F6} + (E_{F5} -  E_{F5} )^2$	21)
40	}			1/
			emec adapter h	

emec\_adapter.n

Bits (in   out)	Saturation Protection	Latency	Throughput	Slack	Estimated Area	
18   18	ON	1	1	1.69	260.23	
18   18	OFF	1	1	2.09	120.23	
18   19	ON	1	1	1.69	272.23	
18   19	OFF	1	1	2.09	124.23	
18   20	ON	1	1	1.69	260.23	
18   20	OFF	1	1	0.89	280.23	

Quantization studies for EMEC adapter

76	<pre>static int emec_cfg[EMEC_E][EMEC_N] =</pre>
77	{
78	<b>{</b> 49, 50, 51, 52, 48, 88 <b>}</b> ,
79	<b>{</b> 55, 56, 57, 58, 54, 94 <b>}</b> ,
80	<i>{</i> 69, 70, 71, 72, 68, 108 <i>}</i> ,
81	<b>{</b> 75, 76, 77, 78, 74, 114 <b>}</b> ,
82	<b>{249, 250, 251, 252, 248, 208}</b> ,
83	{255, 256, 257, 258, 254, 214},
84	<i>{</i> 269 <i>,</i> 270 <i>,</i> 271 <i>,</i> 272 <i>,</i> 268 <i>,</i> 228 <i>},</i>
85	{275, 276, 277, 278, 274, 234}
86	};

Configuration matrix from LATOME System Level Development (specifies which supercells will be used in each case)

# **Resource Sharing Design Exploration**







Comparing ALMs for the 4 main blocks of the Output Encoder

- Solution A: the design can run at any frequency multiple of 40 MHz;
- Solution B: the frequency of the design can be 240 MHz or 280 MHz;
- Solution C: due to the constraints imposed by resource sharing, the frequency can be only 280 MHz.