



Transferring HLS-Generated BDT Model into Existing Firmware in the ATLAS Level-1 Trigger

David Reikher

June 12, 2024

First FPGA Developer's Forum

ATLAS L1 Trigger





L1 Calorimeter Tau Trigger



24 "eFEX" Modules



Electron! (but in our case it's **tau leptons**)

4 processing (+ 1 control) FPGAs

- Each FPGA runs 8 instances of tau ID algo.
- Each instance looks at a fixed region in the calorimeter
- Algorithm instances run at 200 Mhz
- Everything is fully pipelined

Machine Learning

- 1. Trainable models that accept features and produce decisions
- 2. Better than heuristics at identifying cats/elementary particles in fuzzy settings

Neural Network



- Can accept very basic features
- Heavy on resources
- Lots of architectures
- Potentially higher performance

Boosted Decision Tree (BDT)



- Engineered features
- Light on resources
- Parallelizable evaluation => Fast
- Performance often like NN

Latency & Data Rate





XGBoost



Existing RTL



Other things

Requirements

- Overall latency constraint: 12 cycles @ 200 Mhz
- Fully pipelined produce result every cycle
- High Flexibility for R&D and future changes
- Existing interface

Flexibility

- Re-training very likely
 - Will change the BDT design's latency
- BDT input variables might change
 - Flexibility in variable computation
- Don't neglect the simulation
 - Must always reflect the model

BDT Variables

Raw input: 99 cells



Sum of at most 4 cells = 2-stage adders = 2 cycles But what if we want to sum over 8 cells? Different cells?

Whoops, these perform better *



* Not really, the actual ones are on the previous slide

BDT Variables

- Raw input: 99 16-bit numbers
- Of which we pick N subsets of varying size (all configurable)
- All of them must be ready at same cycle
 - Those that are not must be delayed
- Expected to change many times



BDT RTL

- BDT structure parameters affect BDT latency
 - They are expected to change
- BDT score is used downstream
 - Other signals must be delayed accordingly



python to the Rescue



Inside the Code Generatorntitv AdderTree is



Generate fully pipelined VHDL!

8

Input

Sum	Ready at cycle #
А	unspecified
В	8
С	7

Cycles at which inputs are available:

Input	Available At cycle #	
х	0	
У	1	
Z	3	





AdderTree

Each orange node accepts N inputs And produces sum after $\lceil \log_2 N \rceil$ cycles



AdderTree VHDL output

- --! Generated by graph_vhdl (https://gitlab.cern.ch/taul1ml/graph_vhdl), authored by David Reikher
 --!
- --! INPUTS:

1	IN_Words(0)	<	x
1	IN_Words(1)	<	у
1	IN_Words(2)	<	z
1	OUTPUTS:		
!	OUT_Words(0)	>	A
!	OUT_Words(1)	>	В
1	OUT_Words(2)	>	C
1			

```
--! This adder tree implements the following sums:
```

```
--: A = X + y + 2

--! B = X + y

--! C = y + z

--!

--!

--! Outputs are ready at clock cycles marked by 'X':

--! 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |

--! A | | | | | X | | |

--! B | | | | | | | X | | |

--! C | | | | | | | | | | X |
```

AdderTree VHDL Output

```
entity AdderTree is
 port (
   CLK : in std logic:
    IN Words : in DataWords(2 downto 0);
   OUT Words : out DataWords(2 downto 0);
   OUT Overflows : out std logic vector(2 downto 0)
  ):
end AdderTree:
architecture Behavioral of AdderTree is
 signal A out : DataWordWithCarry := (others => '0');
 signal B OUT Word TO DelayWC B B d IN Word : DataWordWithCarry := (others => '0');
 signal C OUT Word TO DelayWC C C d IN Word : DataWordWithCarry := (others => '0');
 signal DelayWC_y_C_OUT_Word_TO_C_IN_Words : DataWordWithCarry := (others => '0');
 signal B out : DataWordWithCarry := (others => '0');
 signal x : DataWordWithCarry := (others => '0');
 signal DelayWC_x_B_OUT_Word_TO_B_IN_Words : DataWordWithCarry := (others => '0');
 signal DelayWC x A OUT Word TO A IN Words : DataWordWithCarry := (others => '0');
  signal y : DataWordWithCarry := (others => '0');
 signal DelayWC_y_A_OUT_Word_TO_A_IN_Words : DataWordWithCarry := (others => '0');
 signal C_out : DataWordWithCarry := (others => '0');
  signal z : DataWordWithCarry := (others => '0');
```

AdderTree VHDL Output



MultiAdderWithCarry, DelayWithCarry Slightly modified entities originally written By **Francesco Gonnella**



OUT_Words(2) <= C_out(C_out'high - 1 downto 0); OUT_Overflows(2) <= C_out(C_out'high);</pre>

Usage

```
from graph_vhdl.adder_graph import AdderGraph
from graph_vhdl.comments import AdderGraphCommentGenerator
```

```
# Dump VHDL
adder_graph_comment_gen = AdderGraphCommentGenerator()
design = g.to_VHDLGraph(entity_name="AdderTree", comment_generator=adder_graph_comment_gen)
design.compile()
design.to_vhd_file("AdderTree.vhd")
```

More Pipeline Functionality

- Compute the delays based on generated BDT RTL latency
- Generate configuration file for the software simulation containing BDT model and input variable schema
- Run full algorithm in Vivado XSim test bench compare with simulation
 - On real ATLAS sample
 - On randomly generated data ("fuzzing")

Summary

- ML models are desirable in complex environments
- A BDT model is operational in the ATLAS L1 trigger in 2024
- Many challenges going from HLS model to production
 - Must be very flexible
 - Automation is crucial
- Code (currently only accessible to CERN account holders)
 - AdderTree Readable auto-generated code for configurable fully pipelined summations and delays
 - https://gitlab.cern.ch/taul1ml/graph_vhdl
 - Full pipeline code available here:
 - https://gitlab.cern.ch/taul1ml/vhdl_bdt_testbench



References

XGBoost

https://arxiv.org/abs/1603.02754

1 TensorFlow

() PyTorch

https://github.com/tensorflow/tensorflow

https://github.com/pytorch/pytorch



https://arxiv.org/abs/2103.05579

Conifer

https://iopscience.iop.org/article/10.1088/1748-0221/15/05/P05026



https://dl.acm.org/doi/10.1145/3020078.3021744



https://iopscience.iop.org/article/10.1088/1748-0221/17/09/P09039



https://github.com/networkx/networkx



Grant # 945878 https://cordis.europa.eu/project/id/945878

Thank you!

A Word on Simulation

- Final algorithm must be simulated, often in separate places
 - Hardware simulation
 - Performance studies + further R&D
 - Full system simulation (e.g. for monitoring of production system)
- Implement simulation "core" and "interface"
 - Core remains fixed and has all core functionality
 - Interface changes from one environment to another