RÉPUBLIQUE FRANÇAISE
*Liberté Égalité Fraternité*

VIVERIS
Innover. Simplifier. Partager.

cnes
CENTRE NATIONAL D'ÉTUDES SPATIALES

# LOCOD

## AN OPEN-SOURCE HW/SW CO-DESIGN TOOL FOR SOC/FPGA

**Clément COGGIOLA**, Mickaël BRUNO, **Florent MANNI**
*CNES On-Board Data Handling Office*

**Hugo KIEFFER**, Julien ARMENGAUD, Sébastien TARRIS
*Viveris Technologies*

FPGA DEVELOPERS FORUM - CERN
**11-13 OF JUNE 2024**

FDF

# TABLE OF CONTENTS

# 01

# INTRO

A QUICK OVERVIEW

# CNES STRENGTH : 3 ROLES

## Space Agency

- Define and apply **France space policy**
- Represent France **at ESA and European Union**
- **Cooperate** and set partnerships
- French Space Operations Act (LOS)
- Education and outreach

## Technical Centre

- Develop **technical skills and platforms**
- Propose, develop and exploit **space programs**
- Imagine and specify **future space systems**

## Operational Centre

- **Operational means** for **launches**, and in-orbit **operations**

**CNES Technology and Digital Directorate**
**CNES DTN**

**Orbital Véhicule and their Techniques**
**DTN/TVO**

**Equipments and on board data handling**
**DTN/TVO/ET**

FPGA/SOC/µC



Processor boards

Data handling (compression..)



# THE VIVERIS GROUP

## Our values

### INNOVATE

We capitalise on high-level expertise to bring innovative approaches to projects.

### SIMPLIFY

The complexity of projects is constantly increasing: simplifying is a cultural issue for us.

### SHARE

We share our knowledge with our customers, our expertise with our employees and our passion for our professions with future graduates.

**37**

**years**

**84,7**

**M€**

**4**

- Information Systems
- Scientific Computing
- Infrastructures
- Embedded systems

**940**

**people**

**65%**

**Activities in Firm Fixed**




ans

RÉPUBLIQUE FRANÇAISE
Liberté
Égalité
Fraternité

cnes

VIVERIS
Innover. Simplifier. Partager.

# VIVERIS – TECHNICAL SKILLS (INDUSTRIAL)

| HARDWARE | EMBEDDED SOFTWARE | SERVICES PLATEFORMS | INFORMATION SYSTEMS | TELECOM NETWORK |
|---|---|---|---|---|
| SIMULATION & TEST TOOLS | CONNECTED OBJECTS | DATABASE | APPLICATIVE SOFTWARES | COMMUNICATION PROTOCOLS |
| | | BIG DATA | | GATEWAYS |

**(CYBER) SECURITY – INTEROPERABILITY - NORMS**

## Consulting, Projects, Audits, Training.

**In the rail, automotive, energy and aerospace industries, the Embedded and Technical Computing Division provides its customers with expertise in the most challenging sectors:**

Transports



Défense & sécurité

Industrie

Réseaux & Télécom

# TOWARDS NEW CHALLENGING ON-BOARD DATA PROCESSING

On-board computer capabilities

On-board algorithms complexity



Space Based Space Surveillance



Edge AI






Quality-driven image compression

*Study of low complexity matrix sensors image compression for spacecrafts*



Color matrix sensors processing



Images sources:
SBSS: Sharma et al., Improving Space Surveillance with Space-Based Visible Sensor, MIT Lincoln Laboratory
Autoencoder https://tikz.net/autoencoder/
Bayer pattern: Colin M.L. Burnett

# HETEROGENEOUS COTS CHIPS


FPGA

Xilinx KU060

NanoXplore NG-Medium

MicroChip RTG4

...


MANY-CORES CPU

Kalray MPPA Coolidge

Ramon Space RC64

...


SYSTEM-ON-CHIP

CPU/FPGA

Xilinx Zynq 7000

NanoXplore NG-Ultra

...


NETWORK-ON-CHIP

Xilinx ACAP Versal



Images sources: NanoXplore, Kalray, Ramon Space, AMD Xilinx

# HETEROGENEOUS COTS CHIPS


FPGA

Xilinx KU060

NanoXplore NG-Medium

MicroChip RTG4

...




MAN

Kalray MP

Ramon Spa RC64

...

IP

Xilinx Zynq 7000

NanoXplore NG-Ultra

...


NETWORK-ON-CHIP

Xilinx ACAP Versal

Images sources: NanoXplore, Kalray, Ramon Space, AMD Xilinx

# 02

# HW/SW CO-DESIGN

# WHY HW/SW CO-DESIGN?






**Processing optimization**

- Hardware-wise
- The earlier the better

HW/SW co-design frameworks

- Ease algorithms implementation
- Get the best from HW & SW
- Architecture exploration



Image source: AMD Xilinx

# HW/SW CO-DESIGN TOOLS





# 03

# WHAT IS LOCOD?

WHY LOCOD?

# LOCOD IS A HW/SW CO-DESIGN FRAMEWORK

Fully open-source

Also targets NanoXplore NG-Ultra SoC 

# WHAT DOES LOCOD PROVIDE?

## Standard C API

- Data structures to store parameters and results

```
struct param_acc0 {
    int a;
    int b;
};
```

```
struct result_acc0 {
    int a;
};
```

- Generic function prototype

```
void acc0(struct param_acc0 *param, struct result_acc0 *result)
```

- Macro to launch functions in FPGA

```
FPGA(acc0, &param_acc_0, &result_acc_0, 0)
```

Function — Input data — Output data — Accelerator index

- Methods to control accelerators execution

## Adaptable Hardware Architecture

- Top level FPGA component
  - Include accelerated function logic
  - Generic AXI interfaces




- Accelerators as many as necessary
  - Not limited by design
  - Only by the FPGA size

# HOW TO USE LOCOD?

1

Develop C code using the LoCod API

```
struct param_acc0 {
    int a;
    int b;
};

struct result_acc0 {
    int a;
};

void acc0(struct param_acc0 *param, str
    result->a = param->a * param->b;
}
```

2

Launch LoCod tool through CLI

```
./locod.sh -t <target> -f <source file>
```

3

Flash executable and bitstream on target board

# HOW TO USE LOCOD?

## Everything is developed in standard C

### Parameters shall be defined as structures.

```
Struct param_f1 {
    int a;
};
```

```
Struct result_f1 {
    int b;
};
```

F1 parameters

```
Struct param_f2 {
    int c;
    float d;
};
```

```
Struct result_f2 {
    float e;
};
```

F2 parameters

### Functions are standard C functions

```
void f1(struct param_f1 *param, struct result_f1 *result) {
    result->b = param->a + 10;
}

void f2(struct param_f2 *param, struct result_f2 *result) {
    result->e = param->c * param->d;
}
```

### Functions can be executed by CPU or FPGA

```
struct param_f1 p1 = { .a = 3 };
struct result_f1 r1;

struct param_f2 p2 = { .c = 0, .d = 3.14 };
struct result_f2 r2;

/* Call function f1 in CPU */
CPU(f1, p1, r1);

p1.a ++;
P2.c = p1.a;

/* Call function f2 in FPGA accelerator */
FPGA(f2, p2, r2, 0);
```

Accelerator ID

### Launch LoCod

```
./locod.sh -t <target> -f <source file>
```

# 04

# HOW LOCOD WORKS?

CPU/FPGA INTERFACES AND HARDWARE ACCELERATORS

# TOP-LEVEL ARCHITECTURE






Each step is done in docker environments, allowing :

- **Modularity**: for future evolutions (new targets, others HLS...),
- **Testability**: all steps can be tested unitary.



Ferrandi F., et al. Invited: Bambu: An Open-Source Research Framework for the High-Level Synthesis of Complex Applications, 2021 58th ACM/IEEE Design Automation Conference (DAC), IEEE, dec. 2021. DOI: 10.1109/DAC18074.2021.9586110

# CPU/FPGA INTERFACES



Memory:
- Splitted in CPU and DMA memory
  - CPU: for CPU usage.
  - DMA: for data exchange between CPU ⇔ FPGA

Axi register (axi_reg):
- Accelerators parameters
  - Input  data memory address
  - Output data memory address

- Drive Accelerator
  - Start / reset processing
  - Inform end of processing

- Measure processing time



# 05

# EXPERIMENTAL RESULTS

# IMAGE PROCESSING USE CASE IMPLEMENTATION

- Algorithm for « Bayer pattern images demosaicing »
- Images from a matrix sensor
- Colour channels interpolation (Malvar)







Goals:

- Test LoCod with generic on-board image processing functions
- Identify limitations
- Identify evolutions

MATLAB (for reference)

Zynq Ultrascale+ (using LoCod)

# 06

# FUTURE WORK

## OPEN-SOURCE RELEASE AND IMPROVEMENTS

# STATUS

## Open-source release!

https://github.com/viveris/LoCod/

## Targets :

- Xilinx Zynq UltraScale+
- NanoXplore NG-Ultra
  - *Almost done*
  - *Debug in progress with NanoXplore*



# TO DO

- NanoXplore NG-Ultra support debug
- Benchmark multiple use cases
  - To highlight bottlenecks (further improvements)
  - To assess LoCod performances
- Wait for community feedback

https://github.com/viveris/LoCod/

# THANK YOU

ANY QUESTIONS?