



# LOCOD

## AN OPEN-SOURCE HW/SW CO-DESIGN TOOL FOR SOC/FPGA

Clément COGGIOLA, Mickaël BRUNO, Florent MANNI

*CNES On-Board Data Handling Office*

Hugo KIEFFER, Julien ARMENGAUD, Sébastien TARRIS


*Viveris Technologies*

FPGA DEVELOPERS FORUM - CERN  
**11-13 OF JUNE 2024**



# TABLE OF CONTENTS

- 01 INTRO
- 02 HARDWARE/SOFTWARE CO-DESIGN
- 03 WHAT IS LOCOD?
- 04 HOW LOCOD WORKS?
- 05 EXPERIMENTAL RESULTS
- 06 FUTURE WORK AND OPEN-SOURCE RELEASE



# INTRO

A QUICK OVERVIEW

**CNES STRENGTH : 3 ROLES****Space Agency**

- Define and apply **France space policy**
- Represent France at **ESA** and **European Union**
- **Cooperate** and set partnerships
- French Space Operations Act (LOS)
- Education and outreach

**Technical Centre**

- Develop **technical skills and platforms**
- Propose, develop and exploit **space programs**
- Imagine and specify **future space systems**

**Operational Centre**

- **Operational means for launches, and in-orbit operations**

**CNES Technology and Digital Directorate  
CNES DTN**


**Orbital Véhicule and their Techniques  
DTN/TVO**

**Equipments and on board data handling  
DTN/TVO/ET**


FPGA/SOC/ $\mu$ C



Processor boards



Data handling  
(compression..)



# THE VIVERIS GROUP

01. INTRO

## Our values

### INNOVATE

We capitalise on high-level expertise to bring innovative approaches to projects.

### SIMPLIFY

The complexity of projects is constantly increasing: simplifying is a cultural issue for us.

### SHARE

We share our knowledge with our customers, our expertise with our employees and our passion for our professions with future graduates.

37

years

84,7

M€

4



Information  
Systems



Scientific  
Computing



Infrastructures




Embedded  
systems

940

people

65%

Activities in Firm  
Fixed




ans



# VIVERIS - TECHNICAL SKILLS (INDUSTRIAL)

01. INTRO




Consulting, Projects, Audits, Training.

In the rail, automotive, energy and aerospace industries, the Embedded and Technical Computing Division provides its customers with expertise in the most challenging sectors:



Transports



Défense & sécurité




Industrie





Réseaux & Télécom

# TOWARDS NEW CHALLENGING ON-BOARD DATA PROCESSING

- On-board computer capabilities
- On-board algorithms complexity




Quality-driven image compression




Space Based Space Surveillance



*Study of low complexity matrix sensors image compression for spacecrafts*



Edge AI



Color matrix sensors processing

Images sources:  
 SBSS: Sharma et al., Improving Space Surveillance with Space-Based Visible Sensor, MIT Lincoln Laboratory  
 Autoencoder <https://tikz.net/autoencoder/>  
 Bayer pattern: Colin M.L. Burnett

# HETEROGENEOUS COTS CHIPS



FPGA

Xilinx KU060

NanoXplore NG-Medium

MicroChip RTG4

...



MANY-CORES CPU

Kalray MPPA Coolidge

Ramon Space RC64

...

SYSTEM-ON-CHIP  
CPU/FPGA

Xilinx Zynq 7000

NanoXplore NG-Ultra

...



NETWORK-ON-CHIP

Xilinx ACAP Versal

Images sources: NanoXplore, Kalray, Ramon Space, AMD Xilinx

# HETEROGENEOUS COTS CHIPS




FPGA

Xilinx KU060

Nanoxplore NG-Medium

MicroChip RTG4

...



Kalray MP

Ramon Space RC64

...

Xilinx Zynq 7000

Nanoxplore NG-Ultra


...



NETWORK-ON-CHIP

Xilinx ACAP Versal

Images sources: Nanoxplore, Kalray, Ramon Space, AMD Xilinx




# HW/SW CO-DESIGN



# WHY HW/SW CO-DESIGN?

02. HW/SW CO-DESIGN



## Processing optimization

- Hardware-wise
- The earlier the better




## HW/SW co-design frameworks

- Ease algorithms implementation
- Get the best from HW & SW
- Architecture exploration

Image source: AMD Xilinx

# HW/SW CO-DESIGN TOOLS


02. HW/SW CO-DESIGN





# WHAT IS LOCOD?

WHY LOCOD?



# LOCOD IS A HW/SW CO-DESIGN FRAMEWORK

Fully open-source

Also targets NanoXplore NG-Ultra SoC 

# WHAT DOES LOCOD PROVIDE?

## Standard C API

- Data structures to store parameters and results

```
struct param_acc0 {
    int a;
    int b;
};
```

```
struct result_acc0 {
    int a;
};
```

- Generic function prototype

```
void acc0(struct param_acc0 *param, struct result_acc0 *result)
```

- Macro to launch functions in FPGA

```
FPGA(acc0, &param_acc_0, &result_acc_0, 0)
```

Function

Input data


Output data

Accelerator index

- Methods to control accelerators execution

## Adaptable Hardware Architecture

- Top level FPGA component
- Include accelerated function logic
- Generic AXI interfaces



- Accelerators as many as necessary
  - Not limited by design
  - Only by the FPGA size

# HOW TO USE LOCOD?

03. WHAT IS LOCOD

1

Develop C code using the  
LoCod API

```
struct param_acc0 {  
    int a;  
    int b;  
};  
  
struct result_acc0 {  
    int a;  
};  
  
void acc0(struct param_acc0 *param, str  
    result->a = param->a * param->b;  
}
```

2

Launch LoCod tool  
through CLI

```
./locod.sh -t <target> -f <source file>
```


3

Flash executable and  
bitstream on target board

# HOW TO USE LOCOD?

Everything is developed in standard C

Parameters shall be defined as structures.



Functions are standard C functions

```

void f1(struct param_f1 *param, struct result_f1 *result) {
    result->b = param->a + 10;
}

void f2(struct param_f2 *param, struct result_f2 *result) {
    result->e = param->c * param->d;
}

```

Functions can be executed by CPU or FPGA

```

struct param_f1 p1 = { .a = 3 };
struct result_f1 r1;

struct param_f2 p2 = { .c = 0, .d = 3.14 };
struct result_f2 r2;

/* Call function f1 in CPU */
CPU(f1, p1, r1);

p1.a++;
P2.c = p1.a;


/* Call function f2 in FPGA accelerator */
FPGA(f2, p2, r2, 0);

```

Accelerator ID

Launch LoCod

`./locod.sh -t <target> -f <source file>`




# HOW LOCOD WORKS?

CPU/FPGA INTERFACES AND HARDWARE ACCELERATORS

# TOP-LEVEL ARCHITECTURE

04. HOW LOCOD WORKS?



Each step is done in **docker** environments, allowing :

- **Modularity**: for future evolutions (new targets, others HLS...),
- **Testability**: all steps can be tested unitary.


# CPU/FPGA INTERFACES

## Memory:

- Splitted in CPU and DMA memory
  - CPU: for CPU usage.
  - DMA: for data exchange between CPU  $\leftrightarrow$  FPGA

## Axi register (axi\_reg):

- Accelerators parameters
  - Input data memory address
  - Output data memory address
- Drive Accelerator
  - Start / reset processing
  - Inform end of processing
- Measure processing time







# EXPERIMENTAL RESULTS

# IMAGE PROCESSING USE CASE IMPLEMENTATION

- Algorithm for « Bayer pattern images demosaicing »
- Images from a matrix sensor
- Colour channels interpolation (Malvar)



## Goals:

- Test LoCod with generic on-board image processing functions
- Identify limitations
- Identify evolutions



MATLAB (for reference)



Zynq Ultrascale+ (using LoCod)




06

# FUTURE WORK

OPEN-SOURCE RELEASE AND IMPROVEMENTS

### Open-source release!

<https://github.com/viveris/LoCod/>



### Targets :

- Xilinx Zynq UltraScale+
- NanoXplore NG-Ultra
  - Almost done
  - Debug in progress with NanoXplore

The screenshot shows the GitHub repository page for 'LoCod'. The repository has 1 branch and 6 tags. The 'About' section describes LoCod as a framework for simplifying Co-design on SoC (CPU / FPGA) devices. It allows selecting functions to run into an FPGA accelerator. The 'Readme' file is shown, detailing the tool's purpose: to simplify the development of applications for system-on-chip (SoC) devices. The repository has 0 stars, 3 watching, 0 forks, and 6 tags. Contributors listed are Hugo KIEFFER and Julien.viveris. The 'Languages' section shows C (55.7%), Shell (21.6%), MATLAB (21.0%), and Makefile (1.7%).

**About**

LoCod is a framework developed to simplify Co-design on SoC (CPU / FPGA) devices. From a C source code you can select function that shall be run into an FPGA accelerator.

**Readme**

**GPL-3.0 license**

**Activity**

**Custom properties**

**0 stars**

**3 watching**

**0 forks**

**Report repository**

**Releases**

**6 tags**

**Packages**

No packages published

**Contributors** 2

Hugo KIEFFER  
Julien.viveris

**Languages**

C 55.7% Shell 21.6%  
MATLAB 21.0% Makefile 1.7%

- NanoXplore NG-Ultra support debug
- Benchmark multiple use cases
  - To highlight bottlenecks (further improvements)
  - To assess LoCod performances
- Wait for community feedback



<https://github.com/viveris/LoCod/>

# THANK YOU

## ANY QUESTIONS?

