CUDA programming basics

Michal Kreps





Content

- Parallelising your code
- Basic CUDA kernel to run on GPU
- Memory management
- ➡ NVIDIA GPU architecture and how to make code efficient
- Stride loop on GPU
- Getting information about resources used
- ➡ Exercises
- started
- they arise



Disclaimer: Not replacement for other professional training, just my own take to get you

Go through these slides and then everybody can go at own pace and ask questions when



Good and bad for parallelism

- Typically loops over big arrays are good for parallel execution Idea is that same calculation is done on different elements of array at the same time Requires that we get right data and right instructions at the right time What usually works best if different "threads" do not depend on results from other threads Often speed will depend on actual details of the HW executing calculation What might be best for CPU is not necessarily best for GPU Sometimes one might want to even redesign things to get best performance There is also balance between amount of work which needs to be done and how quickly HW can serve data Easier to get large gains on problems bound by computing rather then memory
 - bandwidth









Executing code on GPU

- I will be talking about using NVIDIA GPU for parallel execution
- Our desktops have NVIDIA graphical card with some CUDA capabilities, so we can use them to play with ideas and develop
- ➡ Need kernel which looks like __global__ void cudaKernel(args);
 - Return type is fixed
 - Arguments have to be copied, no reference (more later)
- Typical Hello world kernel could look like _global___void helloWorld() { printf("Hello World\n");







Executing code on GPU

- Need main program, which executes given kernel int main(int, char**) { helloWorld<<<1, 8>>>(); cudaDeviceSynchronize(); return O;
- \rightarrow Here in <<<>>> brackets we have number of blocks and number of threads per block

We will explain these later, for now it is enough to know that we will run 1 block with 8 threads, so we should see 8 "Hello World" messages on output





Compiling code

- Save code to helloWorld.cu
 - All CUDA code uses .cu files (and .cuh for header files)
- Setup environment on desktop module load CUDA/11.7.0
 - nvcc-g-02-arch=sm_61-o helloWorld helloWorld.cu
 - arch argument specifies for which GPU code should be generated
 - Arch argument can be omitted and it will pick up capabilities of GPU on given machine
- nvcc is kind of a wrapper, which adds some header files, defines couple of variables and deals with kernel invocation
- This setup is one I found working where I can use all usual SW from SFT view combined with CUDA



./cvmfs/sft.cern.ch/lcg/views/LCG_105/x86_64-el9-gcc11-opt/setup.sh







NVIDIA GPU understanding

- To get best out of the GPU, one has to have some understanding how they work
- Each GPU has some defined number of CUDA cores along with fixed number of streaming multiprocessors (SM)
 - One in my desktop has 4 SMs
- Each SM has 4 warp schedulers
- Warp is smallest unit, typically 32, for which all threads in the warp execute same instruction Best performance is gained when working with full warps as there are no idling bits
- Typically SM should have enough warps to handle that it can hide latency
 - While one warp is being executed on scheduler, data for other warps are being prepared
 - Number of warps is given by number of threads and number of blocks for given kernel
 - I think one typically needs number of SMs times number of warp schedulers per SM times maybe times 3-4 warps to be able to get most out of GPU









NVIDIA GPU understanding

- Be aware of branching
- takes
 - This helps to speed to up things
- GPUs are simpler, they do not use such tricks
- GPUs in addition treat whole warp as single entity
 - All threads in warp evaluate same instruction
- If there is branching, GPU will evaluate two branches sequentially
 - All threads in warp taking first path and only then all threads taking second path
 - Effectively all threads in warp have to spend time needed for both branches



Modern CPU do clever tricks to hide calculation of which side of the branch to take by evaluating both branches in parallel while deciding which path code



Memory management

- be accessed by GPU and vice versa
- This is reason why arguments of CUDA kernel has to copy values
- \rightarrow To allocate memory use (for array of integers of given size) int N = 2 << 20;size_t bytes = N * sizeof(int);int* a, cudaMallocManaged(&a, bytes);
- This memory is accessible by both CPU and GPU
 - host and device



The CPU and GPU memory are separate entities, what is in host memory cannot

When it is accessed, there is check whether it is available and if not, it is copied between





Memory management

Letting memory access fail and then copy can be inefficient, if one knows that large chunk will be needed, one can prefetch by cudaMemPrefetchAsync(a, bytes, deviceId);



copied between host and device

deviceID is ID of the given GPU or cudaCPUDeviceId constant for host At the end when memory is not needed, it has to be freed by

cudaFree(a);



After this call, your code will continue, but on the background memory will be



Stride loops

- ➡ Want to parallelise loop for (int=0; i<N; ++i) { a[i] = value;
- block size

threadIdx.x // variable telling which thread within block this is blockIdx.x // variable telling which of the blocks we are processing blockDim.x // number of threads in the block gridDim.x // number of blocks



 \rightarrow Suppose we want to execute on M threads (M<N) and as each element is independent of each other, we can just split to chunks with each thread processing N/M elements For this in our CUDA kernel we need to know which thread and block we are in and







Stride loops

- Want to parallelise loop for (int=0; i<N; ++i) { a[i] = value; }
- There is no unique way of splitting loop into chunks
- There is good way for GPU in which all threads within warp process neighbouring elements
 - Driven by the way how memory access is done
- int indexInGrid = threadIdx.x +blockIdx.x *blockDim.x; int stride = gridDim.x * blockDim.x; for (int i = indexInGrid; i<N; i+=stride) { a[i] = value;



done kIdx.x *blockDim.x;



Execution information

You can get some information of what was executed and how long it took by nsys command

nsys profile --stats=true -f true -o test ./laplaceGPU

CUDA Kernel Statistics:									
Time (%) Total Time (ns)	Instances Avg (ns) Med (ns)	Min (ns) Max (ns) StdDev (ns)	Name						
97.2 31,538,883,388 2.8 917,116,552 0.0 1,418,660	2,005 457,414.7 455,363.0	0 401,697 532,673 9,022.6	<pre>void newIteration<float>(T1 *, T1 *, int) void maxDev<float>(T1 *, T1 *, T1 *, int) void init<float>(T1 *, T1, int)</float></float></float></pre>						
[7/8] Executing 'gpumemtime									
CUDA Memory Operation Stat:	istics (by time):								
Time (%) Total Time (ns)	Count Avg (ns) Med (ns) Min	(ns) Max (ns) StdDev (ns)	Operation						
63.5 6,814,465 36.5 3,911,134			OA Unified Memory memcpy HtoD] OA Unified Memory memcpy DtoH]						
[8/8] Executing 'gpumemsizesum' stats report									
CUDA Memory Operation Stat:	istics (by size):								
Total (MB) Count Avg (MB	B) Med (MB) Min (MB) Max (MB)	StdDev (MB) Operati	Lon						
12.407 2,007 0.00 8.208 2,004 0.00									

CUDA Kerne	l Statist:	ics:										
Time (%)	Total Tir	me (ns)	Instances	Avg (r	ns)	Med (ns	s) Mi	n (ns)	Max (n	s) St	dDev (ns)	Name
97.2 2.8 0.0		883,388 116,552 418,660	2,005	457,43	14.7		3.0 4	51,105 01,697 75,842	418,6 532,6 742,8	73	9,022.6	<pre>void newIteration<float>(T1 *, T1 *, int) void maxDev<float>(T1 *, T1 *, T1 *, int) void init<float>(T1 *, T1, int)</float></float></float></pre>
[7/8] Exect						109,550		75,042	/42,0	10	47,559.2	V010 Init(11 4, 11, Int)
CUDA Memory	y Operatio	on Stati	istics (by	time):								
Time (%)	Total Tir	me (ns)	Count Av	g (ns)	Med	(ns) M:	in (ns)	Max (ns) St	dDev (ns)	Operation
63.5 36.5				,400.4 ,948.7		48.0 64.0	1,696 1,280		624 137	3,45		Unified Memory memcpy HtoD] Unified Memory memcpy DtoH]
[8/8] Executing 'gpumemsizesum' stats report												
CUDA Memory	y Operatio	on Stati	istics (by	size):								
Total (MB)) Count	Avg (ME	3) Med (MB) Min	(MB)	Max (MB	3) Std	Dev (MB	;)		Operatio	on de la companya de
	7 2,007 8 2,004	0.00			.004 .004	2.09		0.06 0.00				/ memcpy DtoH] / memcpy HtoD]

CUDA Kerne	l Statistics:								
Time (%)	Total Time (n	s) Instances	Avg (ns)	Med (ns)	Min (ns) M	Max (ns)	StdDev (ns)	Name	
97.2 2.8	31,538,883,3 917,116,5	52 2,005	157,301.2 457,414.7	455,363.0	401,697	418,625 532,673	9,022.6	<pre>void newIteration<float>(T1 *, T1 *, int) void maxDev<float>(T1 *, T1 *, T1 *, int)</float></float></pre>	
0.0	1,418,6	60 2	709,330.0	709,330.0	0 675,842	742,818	47,359.2	<pre>void init<float>(T1 *, T1, int)</float></pre>	
[7/8] Exect	uting 'gpumemt	imesum' stats	report						
CUDA Memory	y Operation St	atistics (by [.]	time):						
Time (%)	Total Time (n	s) Count Av	g (ns) Med	(ns) Min	(ns) Max (ns	s) StdDev	v (ns)	Operation	
63.5	6.814.4	65 2,004 3	.400.4 2.0	48.0 1	1,696 14,62	24 3.	.457.3 [CUDA	Unified Memory memcpy HtoD]	
36.5					1,280 175,13			Unified Memory memcpy DtoH]	
[8/8] Executing 'gpumemsizesum' stats report									
CUDA Memory	y Operation St	atistics (by s	size):						
Total (MB)) Count Avg	(MB) Med (MB) Min (MB)	Max (MB)	StdDev (MB)		Operatio	n	
		.006 0.00		2.097 0.004	0.066 0.000		-	memcpy DtoH] memcpy HtoD]	
0.200	5 2,004 0		0.004	0.004	0.000	LCODY O	TTTEG Hemory	memepy neobj	







GPU streaming

- GPU allows to have several concurrent streams
- To create stream and execute kernel in it cudaStream_t stream; cudaStreamCreate(&stream); // create stream cudaStreamDestroy(stream); // destroy stream

➡ Few rules

- Kernels in a given streams are processed in order they are put in
- parallel if there are enough resources
- blocks other streams until it is done



someKernel << < number_of_blocks, threads_per_block, 0, stream >>>();

Order of operations in non-default stream is not fixed, idea is that they can be executed in

Default stream is blocking, it waits with execution until other streams are done and it





Functions on GPU

- Machine code for host CPU and device GPU is different
- Functions need to be compiled for each side where it is going to be used To instruct compiler to generate code for GPU
- ___device___ <type> function(<args>)
- To instruct code generation for CPU (can be omitted) _host__ <type> function(<args>)
- One can have also function which can be executed on both CPU and GPU ___device___host__ <type>function(<args>)

(\mathbf{K})







- Following are couple of exercises which you can try to do All relevant files can be downloaded from <u>https://cernbox.cern.ch/s/</u>
- rrVLApERLepBdL3
- I have put up also my solutions to some of the problems for reference, but I strongly suggest you first try by yourself
- If you get stuck with something, come to me and ask







- Login to your desktop (or other computer with NVIDIA graphics card)
- Use nvidia-smi and find out what card you have
- Try to find out capabilities of your card (google can help)
- My desktop has Quadro P620 which has 512 CUDA cores, 4 SMs and 2 GB of memory with bandwidth of 80.13 GB/s





- Collect code for Hello world exercise and compile it
- Once compiled, execute it and check that you see 8 Hello World messages
- Adapt code such that it also prints block and thread ids
- You can try to see what happens if you change number of threads per block and number of blocks







- Need to find out what are available device capabilities
- ➡ Start from code int main() { cudaDeviceProp properties; int deviceId; int numberOfSMs; cudaGetDevice(&deviceId); cudaDeviceGetAttribute(&numberOfSMs, cudaDevAttrMultiProcessorCount,
 - deviceId);
 - cudaGetDeviceProperties(&properties, deviceId);
- Print number of SMs, warp size and maximum number of threads
- Check what other information is available



It is useful to algorithmically decide on number of threads and number of blocks for your kernel





➡ Write a code, which

- creates two large arrays (suggest at least 1M elements)
- Initialises all elements in each array to some value (all elements to be same, but can be different for the two arrays)
- Adds two arrays together (c[i]=a[i]+b[i]) on GPU
- In conjunction with next exercise you can try to play with
 - Is block size and number of blocks
 - initialise arrays on CPU and do sum on GPU with and without prefetching initialise arrays on GPU and you can try to execute them in parallel in different
 - streams



able to see what is going on in exercise 6



You will probably not see any real difference on GPU we have in desktops but you should be









- Take code from previous exercise and run nsys profile --stats=true -f true -o test <your executable>
- Inspect output and find in it information about
 - Kernels execution
 - Data transfers between host and device
- In previous exercise I suggested some variations so inspect those with nsys and see what helps performance and what hurts it









- There is also possibility to get some visual representation on what is executed when
- On command line start nsight-sys
- In "Options Preset" window select "GPU Rows on Top" and say OK \rightarrow Use File \rightarrow Open and choose test.nsys-rep file
- Under CUDA HW try to find your kernels, see in which order they are executed and identify data transfers
 - You can try initialisation of two arrays in the same stream and in different nondefault streams and check whether you can see difference





n-body problem

- Good test problem is n-body simulation like moving of many bodies due to gravitational force
- In our exercise we will make life simple by having all of the bodies same mass, so we can ignore mass completely
- Rather than having to write everything from scratch, download nbodyCPU.cc along with initialized * dat files
- \rightarrow You can compile this by nvcc and execute to try CPU version ✤ By default it runs with 4096 bodies, adding argument 15 will run with 65536 bodies. Adapt code to run on GPU and see what speedup you can get You will need to rethink how you store data

- - Do not try to do everything at the start, concentrate on the most time consuming part When you are done, you can check against solution * dat files whether you get same result























Laplace equation

- Solve Laplace's equation $\frac{\partial^2 \phi}{\partial x^2} + \frac{\partial^2 \phi}{\partial v^2} = 0$
- Simple way is to use relaxation method for which $\phi(x, y) = \frac{1}{4} \left[\phi(x + a, y) + \phi(x - a, y) \right]$
- \blacktriangleright We solve it with boundary condition that potential is V=1V on one side of the square and 0 on remaining three sides (and setting a=1)
- \rightarrow You can start from python or C++ implementation I have, depending how much you want to write by yourself
- I have plotLaplace.py script which takes filename as a single argument, which plots result



$$(x, y) + \phi(x, y + a) + \phi(x, y - a)$$







Laplace equation

- You should get something which looks like plot here This one can get tricky in a sense that it does very little calculation so one can make it easily slow
 - Think about structure of loop in kernel
 - Finding out whether to terminate is not trivial, think about sensible algorithm and whether you need to do it after each iteration

 - To find out largest deviation you are searching for reduction algorithm to be run on GPU
 - ♦ If you do not find one on web, I have put possible implementation to maxGPU.cuh to find maximum in a given block
- managed 1m5s on CPU with grid size 512x512 and 33s on GPU with grid size 1024x1024







