

Design and Characterization of the Monolithic ASIC for the Preshower Upgrade of the FASER Experiment



FACULTY OF SCIENCE Department of Nuclear and Particle Physics

Carlo Alberto Fenoglio, on behalf of the Pre-Shower Upgrade team

Glasgow, 2nd October 2024







Department of Nuclear and Particle Physics

FASER Experiment 1 Experiment overview and preshower upgrade Preshower ASIC Chip Architecture, front-end electronics and readout **ASIC Characterization** Lab measurements and prototype comparison Conclusion Summary and Outlook







ForwArd Search ExpeRiment at the LHC

Search for light, weakly interacting particles as potential dark matter candidates





UNIVERSITÉ DE GENÈVE





2



Particle Physics

FASER Experiment Experiment overview and preshower upgrade Preshower ASIC Chip Architecture, front-end electronics and readout

ASIC Characterization Lab measurements and prototype comparison Conclusion

Summary and outlook





Department of Nuclear and

Monolithic active pixel sensor 130 nm SiGe BiCMOS technology (IHP SG13G2)

- High R substrate (220 Ω cm), 150 μ m thick







Department of Nuclear and Particle Physics

Monolithic active pixel sensor

130 nm SiGe BiCMOS technology (IHP SG13G2)

- High R substrate (220 Ω cm), 150 μ m thick
- Deep n-well hexagonal pixels







FACULTY OF SCIENCE Department of Nuclear and Particle Physics

Monolithic active pixel sensor 130 nm SiGe BiCMOS technology (IHP SG13G2)

130 mm side biemos teennology (mm sa

- High R substrate (220 Ωcm), 150 μm thick
- Deep n-well hexagonal pixels
- In-pixel front-end (C_{iso-pwell} = 183 fF)









ASIC specs							
Pixel Size	65 µm side (hexagonal)						
Time resolution	< 1 ns						
Event size	from 1 pixel to 2000 pixels						
Event readout time	≲ 200 µs						
Background readout time	\lesssim 10 μ s						
Pixel charge information	0.5 fC to 65 fC						
Pixel ENC	< 200 e- (0.032 fC)						
Power consumption	< 150 mW/cm ²						



Full-reticle chip divided in 13 "super-column" with:

- Active region, subdivided into 8 "super-pixels" of 16x16 pixels

Digital periphery at the bottom for configuration and readout

- Digital column (40 µm thick) in the middle with distributed logic for masking and readout



UNIVERSITÉ

DE GENÈVE

Particle Physics

Super-pixel











Charge measured per-pixel







Row 0 right

Charge measured per-pixel

 Hit above threshold generates signal buffered to the periphery through fast-OR tree







Charge measured per-pixel

- Hit above threshold generates signal buffered to the periphery through fast-OR tree
- A charge proportional to the ToT is stored into pixel's analogue memory









- Local 4-bit flash ADC housed in the inactive region in the middle of each super-pixel
- **1 ADC** per super-pixel, **shared** for all its pixels
- An **analogue MUX** scans the super-pixel, connecting one pixel at a time to the ADC during readout.



Pixels scanning in a single frame





1 TDC per super-column
 Each with a shared, 7-stages, free-running ring oscillator with calibration
 24 channels + 1 calibration channel
 Power consumption ~ 7.68 mW (0.36 mW in power saving mode)



Disambiguation count + 1

- **Coarse time** counter on \uparrow o<0>
- Fine time encoding oscillator states gives the LSB
- Disambiguation on ↑ o<1> (in anti-phase, checked for fine time 13 and 0 to avoid an error of full period T)

LSB
$$\Delta T = \frac{T}{2N}$$

 $T = 2.1 \text{ ns}$
 $\Delta T = 117 \text{ ps (measured)}$



Packet- vs Frame-Based Readout





C. A. Fenoglio et al. "A Scalable Frame-Based Readout Architecture for Monolithic Pixel Detectors with Local ADC and Time Digitization," 2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), Valencia, Spain, 2023, pp. 89-92, doi: 10.1109/PRIME58259.2023.10161814.







C. A. Fenoglio et al. "A Scalable Frame-Based Readout Architecture for Monolithic Pixel Detectors with Local ADC and Time Digitization," 2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), Valencia, Spain, 2023, pp. 89-92, doi: 10.1109/PRIME58259.2023.10161814.

















Frame-based, event-driven readout: SC1 SC12 SC0 ABSTRACTION ABSTRACTION ABSTRACTION After a hit, a snapshot of the matrix is taken Full Custom Super Column Pixel x8 Non-continuous readout of all the pixels at 200 Mbps P₀ Super column logic P_{16} Dead time (~ us to 200 us depending on event occupancy) Custom P., ADC AMux More like an **image sensor** than a HEP tracker P255 super **Distributed control logic** inside the matrix: ВÖС nux address Each super-pixel is readout in **parallel** by a standalone [23:0]FAST OR processing unit TDC tdc data-**Groups** the bits and sends them to the periphery logic 0 A 0 TDC_EVENT[23:0] Performs zero suppression at pixel level trigger_column[0] com[1] column com[12] com[0] -trigger column[1]-8 column trigger. _trigger_column[0] periphery logic data out TO PADS











Department of Nuclear and Particle Physics

FASER Experiment Experiment overview and preshower upgrade Preshower ASIC Chip Architecture, front-end electronics and readout **ASIC Characterization** 3 Lab measurements and prototype comparison Conclusion Summary and outlook





Sr⁹⁰ Charge

Sr⁹⁰ Hit-map



Not calibrated!



Main Fixes from Pre-Production

- **D** Fix on memory leakage
- □ Improved FE : resizing to improve mismatch.
- □ Improved FE : removed Post-amp -> operation at higher gain
- Power-on reset
- Default configuration at power-on (not for masking)
- Allow readout when pixel always firing
- Readback configuration
- Readout at 200 MHz (not achieved in pre-production)
- Fix on output data stream + multiple header for easier reconstruction.
- □ Fix on TDC reset (absent in pre-production)

nismatch. -> operation at higher gain

FASER v1



FASER v3

FASER v2





Particle Physics

Department of Nuclear and





Production Chip:

Small charges are properly discriminated

Pre-Production Chip:

Peaks are not well separated









Analogue memories **leakage** could modify the memory value:

- → Fake hits in the ADC data
- ➔ The higher the drift time, the more visible the effect, the more fake active pixels
- → Need to operate at high rates

Fix is working and the problem is solved in Production ASIC





Department of Nuclear and Particle Physics

FASER Experiment Experiment overview and preshower upgrade Preshower ASIC Chip Architecture, front-end electronics and readout **ASIC Characterization** Lab measurements and prototype comparison Conclusion 4 Summary and outlook



UNIVERSITÉ DE GENÈVE

FACULTY OF SCIENCE Department of Nuclear and Particle Physics

New FASER preshower ASIC

- Full-reticle imaging chip
- Fast charge and time measurement
- Optimized readout

ASIC preliminary validation

- Implemented fixes from prototype work
- Final test beam next week to validate the whole detector system
- → Ready and hopeful for the detector installation in December 2024







Acknowledgments and collaboration











Monolithic ASIC

Monolithic active pixel sensor

130 nm SiGe BiCMOS technology (IHP SG13G2)

- High R substrate (220 Ω cm), 130 μ m thick
- Deep n-well hexagonal pixels (C_{pix} = 183 fF)
- In-pixel front-end

C _{mem} Pre-amp		
	Discriminator + memory control	
ASIC spec	S	

Asic specs							
Pixel Size	65 µm side (hexagonal)						
Time resolution	< 300 ps						
Event size	from 1 pixel to 2000 pixels						
Event readout time	≲ 200 µs						
Pixel charge information	0.5 fC to 65 fC						
Pixel ENC	< 200 e- (0.032 fC)						
Power consumption	< 150 mW/cm ²						

Row 0 right

Row 0 left

Charge measured per-pixel

- Hit above threshold generates signal buffered to the periphery through fast-OR
- A charge proportional to the ToT is stored into pixel's analogue memory
- After a configurable delay, readout starts, the ADC reads each analogue memory

Analogue memories: capacitors inside each pixel charged with constant current during ToT

- When signal returns below threshold, memory is disconnected and left floating until the readout by the ADC
- Preamplifier designed to produce a signal proportional to the log of the input charge

UNIVERSITÉ DE GENÈVE FACULTY OF SCIENCE Department of Nuclear and Particle Physics

- Coarse time counter on ↑ o<0>
- Fine time encoding oscillator states gives the LSB
- Disambiguation on ↑ o<1> (in anti-phase, checked for fine time 13 and 0 to avoid an error of full period T)

		Encoded states												
Time	0	1	2	3	4	5	6	7	8	9	10	11	12	13
o<0>	1	1	1	1	1	1	1	0	0	0	0	0	0	0
o<1>	1	0	0	0	0	0	0	0	1	1	1	1	1	1
o<2>	0	0	1	1	1	1	1	1	1	0	0	0	0	0
o<3>	1	1	1	0	0	0	0	0	0	0	1	1	1	1
o<4>	0	0	0	0	1	1	1	1	1	1	1	0	0	0
o<5>	1	1	1	1	1	0	0	0	0	0	0	0	1	1
o<6>	0	0	0	0	0	0	1	1	1	1	1	1	1	0

 $\Delta T = 150 \text{ ps}$

Disambiguation count + 1

Periphery – SC Data Synchronization

Carlo Alberto Fenoglio

UNIVERSITÉ

DE GENÈVE FACULTY OF SCIENCE Department of Nuclear and

One Event - Hitmap - Chip 405 - 2 photons - 1 Tev each - 500 µm Distance - After the Detector Effects

Before the Detector Effects

Carlo Alberto Fenoglio