

Functional verification of ECON ASICs in the High-Granularity Calorimeter Upgrade of CMS





Matteo Lupi on behalf of the CMS collaboration





- HGCAL
- ECON-T and ECON-D
- Verification strategy
- ECON-D right, case study
- Conclusions

HGCAL

Introduction

(CERN)

High-Granularity Calorimeter (HGCAL)

CMS will replace the current endcap calorimeter system during LS3

HGCAL key features

- 47-layer sampling calorimeter
- Two main areas
 - Silicon sensors
 - 620 m²
 - 6 M channels
 - ~30 k hexagonal board design
 - Higher hit-rate/radiation area
 - Scintillating tiles
 - ~400 m²
 - ~240 k channels
 - 4 k SiPM-on-tile
 - Lower hit-rate/radiation area



High-Granularity Calorimeter (HGCAL)

CMS will replace the current endcap calorimeter system during LS3

HGCAL key features

- **47-layer** sampling calorimeter
- Two main areas
 - Silicon sensors
 - 620 m²
 - 6 M channels
 - ~30 k hexagonal board design
 - Higher hit-rate/radiation area
 - Scintillating tiles
 - ~400 m²
 - ~240 k channels
 - 4 k SiPM-on-tile
 - Lower hit-rate/radiation area



Detector modules

Detector modules block diagram

- LpGBT & VTRX+ used as link to back-end
- Rafael fans out trigger and timing signals
- HGCROC reads out the sensors
- Endcap CONcentrators (*ECONs*) aggregate *HGCROCs* data
 - ECON-T: trigger concentrator
 - ECON-D: data concentrator



CÉRN

ECON-T and ECON-D



ECON-T and **ECON-D**

ECON-T



ECON-D





Requirements

With effect on verification

- Multiple components re-used between ECON-D and ECON-T
- Module assembly:
 - Fast command, fast clock shared with HGCROC
 - Slow control (I2C) shared with HGCROC
 - Multiple detector modules types with different number of HGCROC per ECON
- **ECON-T:** Latency ≤ 400 ns
- SEE tolerance: $f_{(hadron, E \ge 20MeV)} = 1 \cdot 10^6 cm^{-2} s^{-1}$ $\Phi_{(hadron, E \ge 20MeV)} = 1 \cdot 10^6 cm^{-2} s^{-1}$

$$\Phi_{(hadron, E \ge 20MeV)} = 1 \cdot 10^{14} cm^{-2}$$

• **Power consumption** ≤ 2.5 mW/channel

Verification strategy



Verification strategy

Multiple complementary approaches to target different verification goals

- Functional verification based on Universal Verification Methodology (UVM)
 - Industry standard for functional verification
 - Implements constrained-random verification
 - Measurable verification progress through coverage
 - Allows re-use of verification components (UVCs)
 - Used together with a regression manager to aggregate results
- Formal verification
 - Proves hard-to-reach conditions
 - Allows running Single-Event Upsets (SEUs) injections [2]
 - Allows proving Triple Modular Redundancy (TMR) correctly implemented
- Continuous Integration (CI)
 - Prevent introduction to bug-prone code in codebase
 - Acts as simple gate-keeping
 - Checks that no regression are introduced in development

UVM-based functional verification

Multiple testbenches target at different verification goals

- Block-level testbench for hard-to-cover blocks
 - Allows verifying special conditions
- ECON-D/ECON-T stand-alone testbench
 - General testbenches
 - Achieve maximum coverage for Design Under Test (DUT)
 - Two separate data sources
 - HGCROC emulator (UVC)
 - HGCROC physics data (in CSV files)
- System-level test bench (HGCROCs + ECON)
 - Co-verify HGCROC trigger/data path with the corresponding ECON
 - Verifies specifications of HGCROC and ECON are compatible
 - Allows identifying bugs at system level







ASIC Testbench

(CERN)



TWEPP 2024 - Glasgow - 01.10.24



(CERN)

System-level Testbench



Verified design hierarchies

• HGCROC:

- Analog-on-top design
- Partial TMR-RTL

• ECON-D and ECON-T:

- RTL
- TMR-RTL
- Gate-level (GL) netlist + SDF (min/typ/max)
- Fault injections run on [3]
 - Single Event Upsets (SEUs): TMR-RTL and GL+SDF (all corners)
 - Single Event Transient (SETs): GL+SDF (all corners)
- Verification framework designed to be able to work "seamlessly" w/ different hierarchies
 - DUT instantiation depends on `ifdef`
 - Verification components designed with re-use in mind

	RTL	TMR-RTL	TMR-RTL w/ SEU	GL + SDF	GL + SDF w/ SEU	GL+SDF w/ SET
HGCROC		\checkmark				
ECON-D right						
ECON-D						
ECON-T					Image: A set of the	

ECON-D right

Case study



This module-based testbench was developed to help the development of the RTL

- Design w/ very strict requirements
 - High number of input signals
 - Real time processing w/ interrupts (request to veto packet)
 - No back pressure
 - Process packets both in- and out-of-order
 - Requires to run many (x1000) tests reach coverage goals
- Module receives data from a non-triplicated SRAM (w/ ECC)
 - Module-based testbench allows verifying ECC correction at early development stages



How coverage helps finding bugs



ÉRN

How coverage helps finding bugs



ÉRN

How coverage helps finding bugs

- ECON-D was submitted in two versions
 - Prototype: ECON-D-P1 \rightarrow MPW: March 2023
 - Production: ECON-D-P2 \rightarrow ER: December 2023
- The ECON-D right testbench showed complete coverage at first submission
- However...
- Some (after tape out) tests showed unexpected failures
 - Packet w/ size 15 Bytes
 - Two input channel (35/36) of a specific HGCROC (on input link 11) present in output data
- Looking back at coverage w/ inputs from designer...



How coverage helps finding bugs



How coverage helps finding bugs



Results



ECON-T







Typical run times to achieve coverage target

64 parallel tests running

- ECON-D right side:
 - ~4000 tests
 - ~13h machine time
- ECON-D RTL:
 - ~2000 tests
 - ~20h machine time
- ECON-D TMR w/ SEU:
 - 1500 tests
 - ~35h machine time
- ECON-D SDF+GL (single delay corner)
 - ~1200 tests
 - ~40h machine time
- ECON-D SDF+GL w\ SET (single delay corner)
 - ~1000 tests

ÊRN

• ~32h machine time

- ECON-T RTL:
 - ~2500 tests
 - ~15h machine time
- ECON-T TMR w/ SEU:
 - 1500 tests
 - ~25h machine time
- ECON-T SDF+GL w\ SEU (single delay corner)
 - ~1200 tests
 - ~42h machine time
- ECON-T SDF+GL w\ SET (single delay corner)
 - ~1000 tests
 - ~35h machine time



- Design of functional verification framework for ECON-D and ECON-T was described
 - **Constrained-random verification** based on UVM testbenches
 - Leverage **re-use of verification components** w/ vertical integration
 - **Coverage** had a key role in verification signoff

• To date, ECONs testing is showing no functional bugs

Backup slides

ECON-T Backup

ECON-T



ECON-T

Auto encoder

- Neural-network based encoder for the trigger messages received by HGCROC
- Generated w/ High-Level Syntesis (HLS) of C++ code
 - No cycle accurate specification
 - No human-readable RTL
- Reference model
 - Calculate expected output by running it the C++ code with the provided inputs
 - Calculation done via Direct Programming Interface (DPI)





ASIC Testbench

(CERN)



TWEPP 2024 - Glasgow - 01.10.24



CERN)

System-level Testbench



ECON-T

ÉRN

Reference model

- Reference model built targeting
 - Re-use (aligner)
 - Parallel development
 - Core developed at CERN
 - UVM behavioural model
 - AE developed at FNAL
 - Mixed approach
 - C++ behavioural model
 - UVM timing behaviour
 - UVM configuration & coverage



ECON-D Backup

TWEPP 2024 - Glasgow - 01.10.24

ECON-D



ECON-D

Reference model

- Reference model built targeting
 - Re-use

ÉRN

- Aligner re-used in ECON-T
- ECON-D right (block-level testbench)
- Parallel development
 - Aligner developed at FNAL/CERN
 - Core developed at FNAL
 - Reset request developed at FNAL
 - ECON-D right developed at CERN



ECON-D output packet



Payload

_	31 30 29 28	27 26	$25 \ 24$	23 22 21 20	0 19 18	17 16 15	14 13	12 11	10 9	98	76	54	3	2 1	0	
F	Header M	eader Marker (9b) Payload length $P \to H/T \to H/T$ E/B/O M T Hamming(63,57) for Evt Hdr								or	Event Packet					
BX number L					L1A	A number Orb S RR 8b CRC for Evt Hdr						∫ Header				
1	Stat H	Iam	F	le 0 Common mode 1 Ch map							eRx 0 sub-packet					
Chan map [31:0]														} header		
	0000	ADC(-1)				ADC/TOT				0001 A/T [9:6]		6])			
	A/T [5	:0]	00	0010		ADO	DC(-1)				ADC/TOT			Г		
	0011		AD	C/TOT			Т	OA			10	AD	ADC(-1)[9:4]	eRx 0 channel
	A(-1) [3:0]	ADC/TOT				ТОА				11	ADC(-1) [9:4]		L]	data		
	A(-1) [3:0]	:0] ADC/TOT			TOA				01	AD	C(•	-1) [9:4	L]			
	A(-1) [3:0]) [3:0] ADC/TOT					TOA			0000000					J	
	Stat E	tat Ham F Common mode 0 Common mode 1 E 0000								eRx 1 empty sub-packet						
	:													$\left\{ eRx 2-N \text{ sub-packets} \right\}$		
	CRC (for all eRx sub-packets, but not Evt Packet Header)												} Evt Packet trailer			
L	Programmable pattern (24b) RR Err Buf stat										\mathbf{at}	$\left\{ \begin{array}{l} \text{Mandatory IDLE word} \end{array} \right\}$				

Figure 33 : Standard ECON-D Event Packet data format for N active eRx.



Fault injections in simulation



Framework

(CERN)



TWEPP 2024 - Glasgow - 01.10.24

Reference vs fault simulations



TWEPP 2024 - Glasgow - 01.10.24