

# UKRI-MPW1: a High Voltage CMOS pixel sensor for high radiation tolerance

<u>C. Zhang\*, J. Hammerich, S. Powell, E. Vilella, B. Wade</u> University of Liverpool, Department of Physics \*<u>chenfan@hep.ph.liv.ac.uk</u>



TWEPP 2024 - Topical Workshop on **Electronics for Particle Physics** 3 October 2024 (Glasgow, Scotland)



## **Introduction: HV-CMOS sensor**

- Sensing diode and readout electronics are in the same substrate (monolithic).
- Single layer structure  $\rightarrow$  low material budget.
- High bias voltage forms a wide depletion region (NIEL radiation tolerant).
- The Liverpool HV-CMOS group has developed the UKRI-MPW series HV-CMOS prototypes using the LFoundry 150 nm process.







## From UKRI-MPW0 to UKRI-MPW1

- Presented an HV-CMOS prototype UKRI-MPW0 in TWEPP-2023.
- It has two N-type chip rings -> high leakage current ( $\sim$  mA) in those rings.



• UKRI-MPW1 employs the multiple P-type + N-type rings structure designed by Bonn for low leakage and high breakdown. (also used in <u>RD50-MPW4</u>)









## UKRI-MPW0



## UKRI-MPW1



## From UKRI-MPW0 to UKRI-MPW1

• UKRI-MPW0 has no P-type layer between pixel and ring -> parasitic channel under STI.



- UKRI-MPW1 adds customised low-doped P-type layers (P-shield) between NW PW NW pixel and ring to prevent the **P-shield** NISO parasitic channel. DNW
- To mimic p-spay in traditional hybrid sensors







UKRI-MPW0



Chenfan Zhang TWEPP 2024

## **UKRI-MPW1**





## **UKRI-MPW1 more details**

- High resistivity (3 k $\Omega$ ·cm) wafers, thinned to 280  $\mu$ m.
- Backside processed using Beam-Line Ion Implantation and Rapid Thermal Annealing.
- I. A pixel matrix of 20 rows and 30 columns (60  $\mu$ m × 60  $\mu$ m pixel) and test structures are included in the chip
- II. Test structures for I-V and Edge-TCT.









- Each pixel has a Charge Sensitive Amplifier (CSA), a comparator with trim-DAC.
- A buffer to send out comparator output signal.





## **Pixel matrix**

- Three pixel flavours (flavours 1. and 3. have been implemented in UKRI-MPW0): 1. Continuous-reset pixel with PMOS trim-DAC 2. Continuous-reset pixel with NMOS trim-DAC
  - 3. Switched-reset pixel with PMOS trim-DAC
- NMOS trim-DAC needs less PSUB -> less parasitic capacitance (75 fF less).











	111
Description - Discount of a Discount of a Discount of	
	68
Contraction of the second s	1.8
Stand & Branch & Branch & Branch	
	68
	10
	12
20 22 22 22	E B
	E B
	1-12
the second second second second	10
	18
The state of the s	1.12
the second of the second second	F 8
Press A Press A Press A Press	EB
Contraction of the second second	
Contractor Statements of Contractor	11
	18
adapter a data a labora a labora	- 12
	68
	18
Principal de l'Antre de la competencia de	18
and a stand	- 12
THE R. LEWIS CO.	EB
	10
	18
and a state of the	
	6.6
	EB
	an and a state of the state of
	a de construir de la sera de la seconda de construir de la seconda de la seconda de la seconda de la seconda d Seconda de la seconda de la

# **Pixel matrix**

- Three pixel flavours (flavours 1. and 3. have been implemented in UKRI-MPW0): 1. Continuous-reset pixel with PMOS trim-DAC 2. Continuous-reset pixel with NMOS trim-DAC
  - 3. Switched-reset pixel with PMOS trim-DAC
- NMOS trim-DAC needs less PSUB -> less parasitic capacitance (75 fF less).













	10
Result O. Namel O. Normal O. Normal	20
	1
The state of the state of the state	-8
CONTRACTOR OF THE REAL PROPERTY OF THE REAL PROPERTY OF	100
SPECIAL PROPERTY AND INCOME.	6 B
	EB
	- 82
AND REAL PROPERTY OF ANY OTHER	EB
	FR
	FR .
CONTRACTOR OF A DESCRIPTION OF A DESCRIP	5.0
	60
Contraction (Contraction of the Contraction of the	6 15
	10
Read Francis Reads Frank	10
	19
Contraction of the second second second	10
A REAL FOR THE REA	
	88
	2.6
Water of Water of Water of Water of	18
Second Street Street Street	10
	£ 83
Annual States of Manual States	
Concession of the second diverses	
	18
CONTRACTOR OF DESIGNATION	18
and a stand	- 8
1774220200700	F 8
	18
	1
	14
	18
	2 H
	EB
	and a second
	a colorida desente constant desentes constant desentes constant desentes constant desentes constant de

## **Readout and DAQ**

- UKRI-MPW1 has no digital readout.
- The comparator outputs from all columns can be accessed, and are routed to FPGA.
- UKRI-MPW1 DAQ system is based on Caribou, consisting of a Xilinx ZC706 FPGA, a CaR board, a custom motherboard, and a chip carrier board.
- S-curve, hit number and ToT can be measured.





CaR board



## **FPGA (ZC706)**

Chenfan Zhang TWEPP 2024



# **Pixel characterisation**

- Pixel performance is measured using S-curve scans.
- Switched-reset pixels have higher gain and lower noise, due to lower feedback current.
  pixel

gain

 Pixels with NMOS trimDAC have higher gain, thus lower ENC.













## **Pixel characterisation**

- ToT for different injection charges.
- Continuous-reset pixels have linear ToT with respect to charge.
- Switched-reset pixels have ToT always below 50 ns.







Chenfan Zhang TWEPP 2024

## **I–V of test structure**

from the test structure on probe station with no cooling.



- Samples have been irradiated with neutron to different fluences.
- Higher leakage current. Reach compliance at larger bias voltages for low fluences.











# IV with cooling

- Peltier cooler based cooling setup.
- 3D printed cooling box filled with nitrogen.
- Ribbon cable to connect mother board and chip carrier board.
- Measure leakage current of the whole chip when configured.
- Leakage current jumps around 200 V, where chip fully depletes.
- Still trying to understand the mechanism behind the jump. (edge defects? related with backside processing?)











# IV with cooling







# Radiation source measurement - non irradiated

- Used a Sr90 source to briefly characterise the sensing diode.
- Count the number of hits received by each pixels within a time window of 10 s.
- Pixel flavour with higher gain (Switched-reset) detect more hits.
- Hits number increases with Bias voltage, saturates around 200 V, where the chip fully depletes.













# **Radiation source measurement – irradiated**

- Ribbon cable for cooling setup adds high noise to power lines.
- Measured irradiated samples without cooling just before the workshop.
- 1e15 and 3e15 irradiated samples could still detected hits with no cooling.
- 1e16 irradiated samples could barely detect without cooling.
- Will use a climate chamber to re-measure irradiated samples.
- Comparator output from one pixel:















## Summary and outlook

## Summary:

- Monolithic HV-CMOS sensor UKRI-MPW1 has high breakdown voltage (> 500 V) and low leakage current ( $\sim 10$  nA).
- ► Customised P-Shield used.
- ► High NIEL radiation tolerance: after 3e15  $n_{eq}/cm^2$  neutron irradiation, could still detect hits without cooling.

## Outlook:

- ► Evaluate irradiated samples with cooling.
- ► Measure TID tolerance.









# **Backup: Motivation: radiation tolerance**

- Much higher luminosity (>  $5 \times 10^{34}$  cm<sup>-2</sup>s<sup>-1</sup>) in future experiments.
- To survive radiation damage after long operation, pixel trackers must have higher radiation tolerance.
- The table below compares the best achieved HV-CMOS performance with the tracking detector requirements for future experiments.

	HV-CMOS performance	HL-LHC	FCC-hh
Radiation tolerance	$2 \times 10^{15}  n_{eq}/cm^2$	10 <sup>16</sup> n <sub>eq</sub> /cm <sup>2</sup> /y	$10^{16}$ - $10^{17}$ n <sub>eq</sub> /cm <sup>2</sup> /y
Pixel size	$50 \times 50 \mu m^2$	$50 \times 50 \mu m^2$	$25 \times 50 \mu m^2$
Time resolution	3.7 ns	0.2* - 1000 ns**	~ 100 ps
Thickness (material budget)	50 µm	0.1%** - 2% <i>X</i> <sub>0</sub> /layer	1% X <sub>0</sub> /layer





\*LHCb requirement; \*\*ALICE requirement

Chenfan Zhang TWEPP 2024

## **Backup: trimDAC**

• trimDAC tune strength.



Chenfan Zhang TWEPP 2024



