

EICROC: an ASIC to read-out the AC-LGAD sensors for the **Electron-lon Collider (EIC)**

<u>Adrien Verplancke¹</u>, Ana Torrento Coello², Arzoo Sharma², Beng-Yun Ky², Carlos Munoz Camacho², Christophe de La Taille¹, Damien Thienpont¹, Dominique Marchand², Florent Bouyjou³, Frédéric Dulucq¹, Jakub Moron⁴, Laurent Serin², Marek Idzik⁴, Nathalie Seguin-Moreau¹, Sébastien Extier¹, Selma Conforti¹

¹OMEGA, CNRS, École polytechnique, Institut Polytechnique de Paris, 91120 Palaiseau, France ²Université Paris-Saclay, CNRS, IJCLab, 91405 Orsay, France, ³Université Paris-Saclay, CEA, IRFU, 91191 Gif-sur-Yvette, France, ⁴AGH University of Science and Technology, 30-059 Kraków, Poland









Abstract

An ASIC named EICROC (Electron-Ion Collider Read Out Chip) is designed to read out the AC-LGAD detector for the future EIC accelerator to be built at Brookhaven. These silicon detectors, which appeared just a few years ago, should combine excellent temporal (20-30 ps) and spatial resolution (~20 µm), enabling a new generation of pixel detectors with precise time measurement. Designing an ASIC to read out the AC-LGAD detector represents a significant technological challenge.

The EICROC ASIC is a System on Chip (SoC) that processes the input signals up to digitization. It measures and digitizes the charge and provides a measurement of the Time-of-Arrival (ToA), transmitting these data to the back-end electronics. The first prototype of EICROC in CMOS 130 nm node was submitted in 2022. The ASIC architecture and performance will be presented.

Experiment presentation

The EIC (Electron-Ion Collider) will be a powerful new high-luminosity facility in the United States with the capability to collide high-energy electron beams with high-energy proton and ion beams, providing access to those regions in the nucleon and nuclei where their structure is dominated by gluons (taken from EIC Yellow Report*). The collider is based on RHIC and will be built in Brookhaven, NY.

The EICROC ASIC is placed in the ePIC experiment in the far-forward tracking region. Roman pots with AC-LGAD sensors are used to detect scattered protons and ions at very small angles (up to 5 mrad), which is especially mandatory for exclusive reactions. AC-LGAD sensors are used due to their excellent temporal (20-30 ps) and spatial resolution (~20 µm), which are needed due to the stringent requirements of the experiment.

• ASIC with sensor :

TDC jitter shows promising

performance for medium to high


- 33 ps @ 10 fC

- 20 ps @ 20 fC

charge values.

•••

20




EICROCO Channel schematic Fast path for time measurement, composed of a discriminator and a 10-bit TDC Time of TDC Arrival (TOA) cea AC-LGAD **TZ Preamp** Fast, low noise 8b 40M PA Slow TOA TZ preamplifier AGH Amplitude TDC ADC ADC +discri control (charge)

EICROCO ASIC

4x4 channel AC-LGAD readout ASIC designed for precise charge and timing information


~2mW/channel + 4x20mW « analog probe preamp »

Analog front-end + digital back-end allows to reach desired performance





Slow path for charge measurement, composed of an integrator and an 8-bit 40MHz SAR ADC



sd 25.0 -

22.5

20.0


17.5 -

14

16

Charge (fC)

18




Conclusion & perspectives

Charge S-Curves are obtained at a specific discriminator threshold value, sweeping the input charge sent to all channels and reading out the hit bits from the ASIC. Results are presented for channel 0.

Results obtained show :

• ASIC without sensor : 3.5 fC min. detected charge with 0.25 fC noise • ASIC with sensor : 7.65 fC min. detected charge with 0.66 fC noise

The graph below presents the evolution of the 50% of the discriminator threshold S-Curves with respect to the charge. Changes in channel gain are exhibited here.



EICROC0 measurement summary		
Measurement	No sensor	With sensor
Min. detected charge	3.5 fC	7.65 fC
Noise	0.26 fC	0.66 fC
TDC jitter at 10 fC	27.5 ps	33 ps
TDC jitter at 20 fC	16.5 ps	20 ps

EICROC0 is a testbeam prototype used for sensor characterization with pixelated AC-LGAD sensors. The initial performance of the ASIC alone is promising and will be improved with further iterations.

Future versions will focus on improving the testability of the ASIC, as well as efforts to reduce power consumption by modifying the ADC architecture in a next iteration.

The EICROC1 design will present larger dimensions (8x32) to test for floor planning and power distribution issues.

Both versions will be submitted by the end of 2024.

Reference : "Science Requirements and Detector Concepts for the Electron-Ion Collider: EIC Yellow Report", Nucl. Phys. A 1026 (2022) 122447. arXiv:2103.05419v3