Prototype of an asynchronous versatile readout. Jean Soudier et al.

IPHC - Université de Strasbourg, CNRS, UMR 7178, F-67037 Strasbourg, France ICube - Université de Strasbourg, CNRS, UMR 7357, F-67200 Strasbourg, France IRFU, CEA-Saclay, 91190 Gif sur Yvette, France

Implementation of an **asynchronous readout** architecture for particle sensors **Goals:** First demonstrator to validate power consumption and readout speed Nanosecond resolution end-of-column timestamping with Time of Arrival and Time over Threshold capability

Asynchronous readout

Working principle (2 to 1)



Architecture of the matrix (32x28 pixels)



Fixed Priority time Arbiter (FPA) implementation



Inputs	Digital Cells For 16 μm width [%]	Track usage Main direction [%]	Power density [mW/cm ²]
64	70	17	5.2
64	47	16	2.8
64	43	16	2.6
64	40	16	2.3
16	43	23	1.8
	Inputs 64 64 64 64 64 16	InputsDigital Cells For 16 µm width [%]64706447644364431643	InputsDigital Cells For 16 μm width [%]Track usage Main direction [%]647017644716644316644016164323

