# Functional verification methodology for OBELIX, the monolithic active pixel sensor for the proposed upgrade of the Belle II vertex detector at SuperKEKB

Luca Federici - IPHC-Université de Strasbourg, CNRS, UMR 7178, F-67000 Strasbourg, France (On behalf of the Belle II VTX Upgrade Group)

contact: <u>luca.federici@iphc.cnrs.fr</u>

Abstract This contribution presents the methodology and verification strategy for OBELIX, the monolithic active pixel CMOS sensor designed for the proposed upgrade of the Belle II vertex detector. Leveraging a dual verification approach with COCOTB and UVM, we ensure the integrity of OBELIX's digital logic. This methodology addresses the complexities of ASIC design, which includes an 896x464 pixel matrix with 7 bits Time-over-Threshold (ToT) resolution per pixel and implements a trigger logic with two stages of memory. Through comparative analysis, we enhance error detection during the design phase, thereby bolstering confidence in OBELIX's functionality.

## **Belle II Vertex Detector**

#### **Detector Upgrade**

- Belle II experiment is taking data at the SuperKEKB  $e^+$   $e^-$  collider (Japan);
- **Collider upgrade** in ~2028: Luminosity from 0.47x10<sup>35</sup> to 6x10<sup>35</sup> cm<sup>-2</sup>s<sup>-1</sup> worst beam background
- Needs for a better tracker: lower occupancy and fake-rate;
- Currently 2 Layers of pixel sensor + 3 layers of silicon strip **> 5 Layers** of Deployed Monolithic Active Pixels Sensors (DMAPS)
- 2 innermost layers (iVTX): all-silicon, self supported, air cooled (0.2 %  $X_0$ )
- 3 outer layers (oVTX): carbon fiber frame, water cooled  $(0.3 0.8 \% X_0)$

Total material budget  $\leq 2.0 \% X_0$ 

VTX) Upgrade Proposal								
<b>TJ-Monopix2 sensor</b> (Developed for ATLAS-ITK: <u>d</u>	oi: 10.1016/j.nima.20	OBELIX 20.164460) → forerunner for OBELIX						
Specifications		OBELIX-1 2x2 pixels pitch 33x33 um <sup>2</sup>						
Fine time stamping	~5 ns for hit rate <10 MHz/cm <sup>2</sup>	matrix: 896x464 pixels overall size 30.2x18.8 mm <sup>2</sup>						
Hit rate max for 100% eff.	120 MHz/cm <sup>2</sup>	analogue periphery						
Trigger handling	30 kHz with 10 $\mu$ s latency	digital periphery						
Trigger output	~10 ns resolution with low granularity							
Power	120-200 mW/cm <sup>2</sup>	The OBELIX design is described in more detail in poster						
Time stamping	50-100 ns	No. <b>154</b> : "Design of the OBELIX Monolithic CMOS Pixel Sensor for an Upgrade of the Belle II Vertex Detector"						
Bandwidth	320 MHz	by Roua Boudagga.						





## **OBELIX Functional Verification Architecture**

UVM (Universal Verification Methodology)

- Based on SystemVerilog;
- Highly structured in a hierarchical manner;
- Separate development with respect to the design, to reduce bias;
- **Verification plan** outlining OBELIX features to be scrutinized from a top view design prospective;

RD53B

me sequ

- Metric-driven verification utilizing code and functional coverage;
- System operation emulation approach;
- Access to inner blocks of the design from the top module without changing the design (using the *bind* construct),
- e.g., Synchronization and Clock Unit;
- Constrained random RD53B protocol compliant input frame generation;
- Test-specific parametrized constraint activation (via plusargs command line argument);
- Hits collection emulated via the

	Matrix			
	IVIA UTX			
		Pixel Double	Pixel Double	
		Column	Column	
<u>ب</u>				

### COCOTB (COrouting COsimulation TestBench)

- Based on Python;
- Easier to access and more intuitive compared to UVM;
- The tests for OBELIX are developed by the designer to verify each module.;
- Fully integrated with CI/CD GitLab workflow;
- Based on multiple tests for specific aspects of the design;
- Open-Source;
- Easily integrable with the test acquisition system.



w Reset	£	1	0%
ਾਯਾ WrRe	g		✓ 100%
ਾਪਾ RdRe	g		✓ 100%
w RegA	ddrCmd	[8:0]	✓ 100%
w RegD	ataCmd	[15:0]	✓ 100%
w RegD	ata	[15:0]	75%
w RegD	ataRdy		✓ 100%
ஸ IBIAS		[7:0]	0%
ឃា ITHR		[7:0]	0%
w ICASI	N	[7:0]	0%
w IDB		[7:0]	0%
ඟ ITUN	E	[7:0]	75%
w ICON	P	[7:0]	75%



#### **Summary**

The verification strategy for the OBELIX ASIC involves a dual approach to ensure robust functionality. COCOTB, written in Python, was used during the development phase to validate individual blocks of the digital logic. Afterwards, it is also being applied to verify the full chip periphery. The Universal Verification Methodology (UVM), implemented in SystemVerilog, is used to orchestrate top-level validation through a structured verification plan, focusing on chip control and configuration paths. This dual approach enhances error detection by enabling comparative analysis of results. The created framework is reusable for verifying the OBELIX-2 successor, ensuring efficient adaptation for future developments.

