


30'000 ASICs to read out


Building up to the CMS HGCAL DAQ



Martim Rosado
On behalf of the CMS collaboration




The CMS Collaboration will replace its current endcap calorimeters with a new high granularity calorimeter (HGCal) for operations at the HL-LHC. The HGCal back-end DAQ system comprises 96 FPGA-based ATCA boards, each processing data from 108 input optical fibres operating at 10 Gb/s. This poster describes in detail the architecture and prototyping of the elementary readout unit in the back-end DAQ system of the HGCal. We then describe its integration and performance in a full detector test system. The resulting system provides an average data acquisition throughput at the detector's nominal rate of 750 thousand events per second.



The elementary HGCal DAQ unit, the capture block

- Each of the 108 input fibres of the HGCal back-end DAQ boards conveys data at 10.24 Gb/s with a specific front-end ASIC configuration which also varies from board to board.


- The capture block copes with all variations while minimising resource usage through configurability and resource sharing, allowing the processing of data from up to 12 ECON-D front-end ASICs across 14 data e-links (2 fibres).



Vivado design implementation targeting a VU7P FPGA for a beamtest in August 2024. The two implemented capture blocks are highlighted in orange.

On-going Work

- Scaling up this small system up to the final size of 54 capture blocks per VU13P FPGA is the next challenge ahead.
- Heavy focus on load balanced data transmission across the FPGA.



Performance

- Two capture blocks were integrated into a test system used at a beamtest experiment at CERN's north area, having undergone validation with real beam data!

1150 SLinks to feed

Acknowledgements
Supported by Fundação para a Ciência e a Tecnologia (Portugal) under project UIDB/50021/2020 and grant PT/BD/154723/2022, and as part of a doctoral studentship at CERN.