

Design and Implementation of a Compact Analog Constant Fraction Discriminator for High-Resolution Timing in Gamma-Ray Spectroscopy

— TWEPP 2024 in Glasgow —

Michael Wiebusch

Experimentelektronik, GSI Darmstadt

2024-10-04

The Experiment



FATIMA - FAst TIMing Array at DESPEC, GSI Darmstadt

- 36 LaBr₃(Ce) scintillators + PMTs
- measure lifetimes of exoctic nuclei \Rightarrow detect decay γ rays
- need precise time of arrival AND energy (better than 3%)
- aim for amplifier + discriminator + **TDC** readout
- ... could benefit from a CFD!



relevant amplitudes: 10 mV to 700 mV

Motivation



My Hobby: Discrete Circuit Golf

- What's the circuit with the fewest parts that acts as a **Constant Fraction Discriminator**?
- Nanosecond regime without expensive power hungry OpAmps?
- Let's see!



- A circuit (or signal processing algorithm) to counteract the time-walk effect when discriminating PMT or similar signals
- Superposition of delayed and attenuated copy produce a zero crossing ("knot")
- \bullet Detect zero crossing with comparator \rightarrow walk free time of arrival!

The new circuit - MiniCFD Shaper



- Parts count: 1 transistor, 1 cable, handful of passives
- Passive analog summation expect to lose amplitude but we (almost) don't! How?
- Let's take a step back



- First we terminate the transmission line with 50R
- Match the load on the other transistor terminal (collector)
- Now we have unity gain follower (with delay)

MiniCFD features



- Pi Attenuator can match impedance on both sides AND have a defined gain
- Emitter and Collector see same load :)
- $\bullet\,$ Transmission line is terminated at the far end, but not at transistor $\Rightarrow\,$ reflection
- But reflection doesn't matter, desired zero crossing is there!

```
In [1]: from sympy import *
       Ra, Rb, Rc, F , Z0 = symbols("R a R b R c F Z 0")
       init printing()
       *****
                Ra = 120, F = 0.2
       ##
                                                 ###
       *****
       # The collector of 0 has an output impedance close to 0.
       # so Ra || Rb = 50R to terminate the transmission line
       # The emitter of 0 is loaded with 25R. i.e. 50R resistor || 50R transmission line
       # The collector of 0 also needs to see the same load:
       \# Rc || (Ra + (Rb || Z0)) = 50R
       equations = [(1./Ra + 1./Rb)]
                                                            - 1./50...
                  Ra
                                                            - 120.0 .
                  Z0
                                                           - 50..
                  1./Rc + 1./(Ra + 1./(1./Z0 +1./Rb)) - 1./50.
                                       - 1./(1./Z0 +1./Rb)/(Ra + 1./(1./Z0 +1./Rb)) ]
       unknowns = [Ra.Rb.Rc.F.Z0]
       solutions = solve(equations.unknowns)
       print(unknowns)
       solutions
       [Ra, Rb, Rc, F, Z0]
Out[1]: [(120.0. 85.7142857142857. 74.6113989637306. 0.208333333333333. 50.0)]
```

So Far: Only CF ... Now Discriminator



- Simple common emitter amplifiers to boost signals for comparator (LVDS receiver)
- $\bullet~\mbox{Threshold}~\mbox{DAC}$ $\Rightarrow~\mbox{PWM}$ on FPGA GPIO $+~\mbox{RC}$
- \bullet ZC exactly at baseline \Rightarrow lower comparator noising when idle

So Far: Only CF ... Now Discriminator



- Add a tiny bit of the ARM TTL signal to CF-shaped signal
- Zero-Crossing now above baseline!

Shaper in Real Life

Waveforms measured with prototype board and pulse generator Shaper settings: Fraction = 0.3, Delay = 2.5 ns



 $\mathsf{CF}\ \mathsf{shaper}\ +\ \mathsf{amplifier}$



CF shaper + amplifier + kick

The Board



"Twin_Peaks_CFD1" analog Front-End

- 16 channels with LEMO inputs
- board size: $12 \times 10 \, cm$
- plugs onto a 32 ch FPGA based TDC card (in-house development: TAMEX4, prec. 15 ps)
- board features integrating pulse shaper for charge (≈energy) measurement
- delay lines are 2.5 ns = 50 cm Hirose U.FL cables (e.g. WiFi antenna connectors in notebooks)
- total board power $\approx 6W$





Twin_Peaks_CFD1" analog Front-End

- 16 channels with LEMO inputs
- board size: $12 \times 10 \, cm$
- plugs onto a 32 ch FPGA based TDC card (in-house development: TAMEX4, prec. 15 ps)
- board features integrating pulse shaper for charge (≈energy) measurement
- delay lines are 2.5 *ns* = 50 *cm* Hirose U.FL cables (e.g. WiFi antenna connectors in notebooks)
- total board power $\approx 6W$





channel front

'Twin_Peaks_CFD1" analog Front-End

- 16 channels with LEMO inputs
- board size: 12×10 cm
- plugs onto a 32 ch FPGA based TDC card (in-house development: TAMEX4, prec. 15 ps)
- board features integrating pulse shaper for charge (≈energy) measurement
- delay lines are 2.5 ns = 50 cm Hirose U.FL cables (e.g. WiFi antenna connectors in notebooks)
- total board power $\approx 6W$





channel back

Twin_Peaks_CFD1" analog Front-End

- 16 channels with LEMO inputs
- board size: 12×10 cm
- plugs onto a 32 ch FPGA based TDC card (in-house development: TAMEX4, prec. 15 ps)
- board features integrating pulse shaper for charge (≈energy) measurement
- delay lines are 2.5 *ns* = 50 *cm* Hirose U.FL cables (e.g. WiFi antenna connectors in notebooks)
- total board power $\approx 6W$



Performance



LaBr-like input signals $\tau_{rise} = 5.8 \text{ ns}, \tau_{fall} = 20 \text{ ns}$



logic output signal from LE-Discriminator vs CFD

Performance



LaBr-like input signals $\tau_{rise} = 5.8 \text{ ns}, \tau_{fall} = 20 \text{ ns}$



residual walk as function of amplitude

Summary

- A compact **CFD** Front-End was designed for the needs of a fast **gamma scintillator array** (FATIMA at DESPEC)
- Commercial mini coax cables (U.FL) were used as delay elements
- The complexity and cost of the CFD circuit was greatly reduced by analog circuit tricks
- The desired performance was achieved in the lab and during an experiment run

Summary

- A compact **CFD** Front-End was designed for the needs of a fast **gamma scintillator array** (FATIMA at DESPEC)
- Commercial mini coax cables (U.FL) were used as delay elements
- The complexity and cost of the CFD circuit was greatly reduced by analog circuit tricks
- The desired performance was achieved in the lab and during an experiment run

Perspectives

- follow-up projects: fast scintillators + SiPMs
- faster rise time \Rightarrow shorter delay for CFDs
- integrate delay lines in PCB?
- direct integration of CF(D) in the detector?