Abstract

5x 512b or 1024b to
Wupper FIFOs 32b in emulator Aurora AXI4 Stream 32b
Per Virtual E-Link 64b in generates • 512b or 1024b Wupper E-Link data າterlaken **Irtual E-Links** out **PCIe Endpoint DMA Register map CRFromHost Link Wrapper AXI4 Stream 8b FELIX blocks to** Per E-Link **8b10b** GBT **AXI4 Stream HDLC** Raw E-Links 512b or 1024b from
Wupper FIFO **IpGBT** • 512b or AXI4 Stream 64b **TTC bits** Per 25G-Link 1024b in **FULL** Interlaken Interlaken 25G 8b out \cdot 64b out Replicated for every (2) PCIe endpoint / logical device

AMD Versal Prime VM1802 PCIe Gen 4 x 16 (240Gb/s) 24 bidirectional optical links (25Gb/s) 1 Firefly for Timing Trigger & Control (TTC)

Knypaegje

FLX-155

AMD Versal Premium VP1552 PCIe Gen 5 x 16 (480Gb/s) 48 Bidirectional optical links (25Gb/s) 1 Firefly for Timing Trigger & Control (TTC) 1 Firefly for 100Gb Ethernet

Raw E-Links

Startup phase **NET RX** user clock 120 ម្ជុំ 100
ខ្ញុំ Ⴆ 80 Numbe 60 $10¹$ -10 -5 15 Normalized phase (ps)

Melvin Leguijt on behalf of the ATLAS TDAQ Collaboration

[https://gitlab.cern.ch/atlas-tdaq-felix/felix-versal-tools/flx-petalinux](https://gitlab.cern.ch/atlas-tdaq-felix/felix-versal-tools/flx-petalinux/-/tree/FLX-2438_petalinux_knypaegje?ref_type=heads)

<https://atlas-project-felix.web.cern.ch/atlas-project-felix/>

The main hardware platforms are currently the FLX-182 and the FLX-155. Both cards offer the same main functionality and are designed to fit in a server enclosure.

PCIe I/O cards

The FLX-182 and FLX-155 are both designed with Versal devices (prime and premium). The 155 allows FELIX is required to control and readout the ATLAS experiment at the Large Hadron Collider. The experiment samples signals from its various sub-detectors synchronously with the proton or ion collisions at 40 MHz rate. Therefore, FELIX is needed. The complete FELIX system consists of a server, with custom drivers and software, and custom electronics, including software and firmware. The FELIXserver is connected to the network through which the data is relayed to the data handlers.

The FELIX system

FELIX Phase-II, the ATLAS readout system for LHC Run 4 Timing distribution to the front end electronics is done with the Timing Compensated Link (TCLink). The TClink approach ensures pico-second level of phase stability at startup and long term phase compensation.

The Front End LInk eXchange (FELIX) system, initially deployed for ATLAS in LHC Run 3, will evolve for Run 4, serving all subdetectors. The system will consist of 350 servers with new custom PCIe FELIX cards and 200 GbE interfaces, handling data at 1 MHz readout rate with a total throughput of 4.6 TB/s. The new PCIe cards, featuring an AMD Versal Premium FPGA/SoC and advanced connectivity, run upgraded firmware to decode data and manage timing and control information. The server and software will also evolve to adapt to the increased trigger rate and data throughput. Preliminary reviews in 2022 and 2024 confirmed the validity of the firmware and card design.

The firmware is designed for continuous throughput of data, it is compatible with different link-wrapping protocols and supports various transmission protocols (8b10b, Aurora, etc.). The syncronous-to-asynchronous boundary lies between the decoding and CRToHost.

for all firmware flavours in 24ch configuration.

Timing distribution

The FELIX cards are tasked with a deterministic clock recovery from the LTI. This clock is distributed to the front end electronics, mainly GBT and lpGBT.

<https://gitlab.cern.ch/atlas-tdaq-felix/felix-versal-tools/knypaegje> GTY AXI driver kernel module:

<https://gitlab.cern.ch/atlas-tdaq-felix/felix-versal-tools/gty-axi-driver> Petalinux environment

<https://gitlab.cern.ch/HPTD/tclink> TCLink:

The GBT and lpGBT data links are used to recover the 40 MHz sampling clock and the clock is required to have a stable phase. The Timing Compensated link ensures pico-second level of phase stability at startup and long term phase stability. This enables the use of 4D detectors (3D + timing) to distinguish the individual tracks of particles.

Our tests showed that the clock recovered by the GTYe5 transceivers on the Versal chip, exhibited a phase difference w.r.t. the reference clock, in the form of a doubly-peaking distribution. The question was, what extra information can we get out of the transceivers? The first suspect was the equalization settings, but changing these settings did not seem to improve performance. The next idea was that there might be information in the eye diagrams. At first, the expectation was that the eye might shift around the x-axis, but instead a correlation between eye opening and startup phase was found.

The goal was to develop something that could make an eye diagram without the use of external hardware/software (e.g. no Vivado hardware server). This resulted in a solution that is either firmware or software. The decision was made to implement an algorithm in software that communicates with the GTYe5 transceivers using an AXI4-lite bus.

knypaegje

Thus, Knypaegje (the Frisian word for wink) was born. Knypaegje is a program that runs on the ARM processor and measures a small number of eyes (currently 10). After these measurements, it checks to see if the current eye opening is "in the top of the cloud". If this is not the case, the RX of the transceiver is reset until the current eye opening exceeds the threshold.

A Knypaegje demonstrator developed using the FLX-182 as a hardware platform has proven the concept, as shown on the left. The final implementation is under development.

Knypaegje:

FELIX website:

Firmware

The firmware distributes the timing and triggers from the Local Trigger Interface (LTI) to the front end electronics.

Software

DAQ software:

Several applications running on the host server communicate via PCIe with the FELIX FPGA cards and via Ethernet with servers for handling event data and for monitoring, calibration and control. FPGA:

The FPGA includes an ARM processor that hosts a built-in self-test and "knypaegje" (see below)

