The Prototype of the Peripheral Electronics Board - a Component of the HGTD In-detector Electronics for the ATLAS Phase-II Upgrade

Jie Zhang on behalf of the HGTD Electronics Team



HGTD: Peripheral Electronics Board – Scope



One quadrant of the two instrumented disks. The PEBs (in green) are attached to the readout rows

- The front-end modules are connected via flex tails, arranged in rows, to the PEB @ 660 < r < 920 mm
- Six types of PEB to be designed (front and back side)
 - Board 1F, 2F, 1B and 2B can be used both on front and back
 - According to the optimization of mirror structure for module layout
 - Each board covers three or more readout rows in order to have a similar number of modules

Number of parts

• 80 boards per HGTD vessel, thus 160 boards in total.

1F	2F	3F	3 B	2B	1B
32	32	16	16	32	32







One quadrant of the HGTD front and back side

HGTD: Peripheral Electronics Board – Scope

- On-detector
 - Modules:
 - Module flex PCB
 - Two read-out chips(ALTIROC)
 - Two Low Gain Avalanche Sensors (LGADs)
 - Flex tail cables
 - Peripheral Electronics Boards (PEB)
- Off-detector
 - Data Acquisition System (DAQ)
 - Timing, Trigger and Control (TTC)
 - Detector Control System (DCS)
 - Low Voltage (LV)/High Voltage (HV) system
 - Interlock system
- Basic functions of PEB
 - Control, monitoring & data transmission
 - Power-supply distribution: LV & HV
 - Routing of temperature sensors for the interlock system





Peripheral Electronics Board – list of items

Main chips

8.2.2.6 Monitor MUX

 A 64:1 multiplexer is developed by SMU to handle all voltages to be measured. Each multiplexer, which can switch the received voltages from up to 12 modules, is controlled by 6 I/O lines from one IpGBT.

• 8.2.2.7 DC/DC converter

• The peripheral electronics will contain DC-DC converters supplying the 1.2V and 2.5V required by the ALTIROC ASICs, the IpGBT ASICs and the Versatile Link.

• 8.2.2.4 lpGBT

- The Low Power Giga Bit Transceiver (IpGBT) is developed by CERN for the LHC upgrades. It is a radiation tolerant ASIC that can be used to implement multipurpose high speed bidirectional optical links for high-energy physics experiments.
- 8.2.2.5 VTRX+ optical transceiver
 - The VTRX+ optical transceivers, development within the Versatile Link plus project at CERN, handle four fibers for transmission and one for receiving.
 From CERN



Conceptual design of PEB



- Two LV channels
 - Each up to 12A @ 12V

bPOL12V:

DGBT:

channels.

provide the 1.2V analog and digital voltages for the ALTIROCs

- Up to 3 modules share two bPOL12v
 - One for analog power, the other for digital power
- One TDAQ lpGBT and 1~2 luminosity lpGBTs share one VTRx+
- Control
 - I2C of lpGBT
 - Module and VTRx+ configuration
 - I2C0 of TDAQ IpGBT is connected to the VTRx+ only
 - Output
 - Module reset
 - Module power on/off
 - MUX64 channel selection
- Monitoring
 - ADC of lpGBT
 - Module state monitoring
 - VDDA, VDDD, GNDA, PROBE0/1(internal state and temperature), NTC
 - PEB state monitoring
 - IpGBT voltage, temperature
 - VTRx+ RSSI(average optical power of the received light) and NTC
 - bPOL12v temperature
 - On board NTC
 - Input of IpGBT
 - bPOL12v power good signal

Each lpGBT has a 8 channel multiplexed ADC. With ~7 modules/lpGBT, an external 64-to-1 MUX is required: MUX64

Bi-directional slow control and monitoring

communication between the FELIX and

the IpGBT is done via the IC and EC



PEB Status Review - from simple to difficult

- Modular PEB
 - Start from individual test boards (Front-end module (ALTIROC), MUX64, bPOL12V, lpGBT and VTRx+)
 - To allow testing in the lab as a standalone board to verify functionality and performance separately
 - Function and performance are validated by collaborators
- PEB 1F
 - Most complex PCB in 6 types of PEB, up to 22-layer PCB
 - Process the maximum number of IpGBT in 6 types of PEB, up to 12 pcs

Site	CERN	IHEP	NJU	Nikhef	КТН	Clermont
Modular PEB	-	1	1	1	1	1
PEB 1F	1	1 + 1(under assemble)	-	-	-	-
Tasks	Demonstrator, System test	QA/QC, Reliability test	Training	TDAQ	Lumi.	Timing

Modular PEB is 1/9 group of PEB 1F





PEB Status Review - from difficult to simple

Peripheral board	Modules	lpGBT	bPOL12v	MUX	VTRx+
1F	55	9+3	52	9	9

Other shapes: derived from this board, sharing

Key dimensions

- Total thickness: 9.7 mm
 - Shielding case: 5.0 mm
 - PCB: 2.5 mm
 - Spacer: 2.0 mm
 - Others: 0.1~0.2 mm •
- 55 FPC connectors
 - Center to center distance: 6.5 mm
- 52 bPOL12v power blocks
 - Size: 24 mm x 14.5 mm
 - Height above PCB: 5 mm
 - Height under PCB: 2 mm
- -----. ----0 ----Top view .

- Complex PCB for PEB 1F
- High speed, low loss multi-layer material
- Halogen free
 - EM-890 or IT-170/988 or TU-883A
- - 3386 components, 12996 connections
- - 8 layers for signals
 - 2 layer for HV and HV return ground
 - 4 layers for ground
 - 8 layers for power
- HDI (High Density Interconnector)



VIPPO / POFV: Via-in-Pad Plated Over PCB



Impedance control

- Symbols and nets
- 22 layers, includes:



🛃 Status Status

Symbols and nets

Unplaced symbols:

Unrouted connections:

Unrouted nets:

Isolated shapes:

Unassigned shapes:

Shapes

0/3386

0/3702

0/12996

0%

Π%

0%

Disabled

Update DRC

Reset

Help

HGTD: Peripheral Electronics Board – 1F routing





PEB 1F-Prototype fabrication and pre-qualification

- Highly qualified vendor to be chosen for the PCB fabrication and assembly.
 - The qualification process includes participation of the candidate vendors in the PEB prototype, and evaluation of the quality of the delivered product
 - 4 companies joined PEB 1F prototype fabrication

Vendor	2022 annual revenue in China (*)	PCB Material	Start date	Finish date	Fabrication time	Comment	Assembly: To verify the PCB and save the chips, only one group of board is assembled	
8.2-D	In top20	IT-170	Sep. 27 th	Nov. 20 th	54 days	Failed to merge the sandwich in the first batch, alignment problem; The second batch is OK	1 group -	Finished at Nov. 29 th
8.2-C	In top100	EM-890K	Sep. 15 th	Dec. 13 th	89 days	Failed in the first batch; The second batch is OK	1 group	Finished at Dec. 21 st
8.2-B	In top5	EM-890K	Nov. 10 th	Dec. 19 th	<mark>39 days</mark>	High quality, promised fabrication time	1 group Full assembly	Finished at Jan. 2 nd 2 pcs finished at Jan. 15 th One sent to CERN at Jan. 22 th One kept in IHEPThe third one under assemble (delay due to waiting for the inductors to arrive)
8.2-E	In top75	TU-883A	Nov. 28 th	Dec. 18 th	<mark>20 days</mark>	High quality, very fast, but need international transport	1 group	Finished at Dec. 27 th

*Note: https://www.eet-china.com/mp/a133351.html



PEB 1F-Pre-qualification

- Eye Diagram Test for 10Gbps
 - Setup
 - Use FELIX to provide down link data for lpGBT clock recovery
 - Use UPL to configure the pre-emphasis parameters of IpGBT
 - Use PC to configure Oscilloscope and record eye diagram parameters and waveforms.
 - Follow the steps below for scanning.







11

Eye height comparison



Test result

- Eye height: 8.2-B, 8.2-C are better than 8.2-D, 8.2-E
- Eye width: 8.2-B > 8.2-C > 8.2-E > 8.2-D
- The result is consistent with the materials used by each vendor
- We plan to use 8.2-B as the qualified vendor
 - One of the "official" vendors from CERN,
 - Also the vendor for JUNO large PMT electronics, HEPS Xray detector and COMET electronics in IHEP, we have years of close cooperation, built a deep relationship, accumulated rich experience

Eye width comparison



ATLAS

Testing-Jitter (FELIX-PEB-flex tails-module flex)

Clock Measurement on PEB 1F

Result

	Jitter-TIE (ps)		Du	ty(%)
Length of flex tail (mm)	40M	320M	40M	320M
32.4	3.107	4.048	50.19	51.22
73.4	2.905	3.992	50.15	51.00
114.5	2.964	3.769	50.19	51.70
155.6	2.953	3.759	50.21	51.63
196.8	2.903	4.231	50.18	51.26
231.8	3.03	4.392	50.16	50.79
266.8	3.059	4.571	50.20	51.36
301.8	3.14	4.404	50.22	51.06
336.8	3.224	4.303	50.18	51.17
371.8	3.19	4.707	50.23	50.92
640.5	3.743	4.97	50.23	50.13
~700	4.222	5.359	50.22	51.10







https://indico.cern.ch/event/1356490/#2-test-results-of-the-jitter-a





Voltage/V



PEB 1F-joint tests



HV, LV, Cooling plate prototype Electronics : PEB 1F + flex tails + 54 modules mounted on 4 support units (detector unit)



Module threshold scan obtained in demonstrator test

- Thermal imaging test
 - Temperature rise is about 33 ℃



With 20 thermal emulators

• <mark>Todo</mark>

- Lumi readout
- System-level noise levels
- TDC Calibration implement at system-level
- System-level time resolution and clock jitter
- Grounding scheme evaluation



Peripheral Electronics Board – Summary

- PEB 1F prototype finished production
 - No major issues
 - Finished vendor qualification
- Focus on the module evaluation in full demonstrator
 - Electronics : 54 modules mounted on 4 support units + flex tails + PEB 1F + LV + HV
 - Cooling plate prototype
 - TDAQ + Lumi. DAQ + DCS
 - Need to be verified
 - Lumi readout
 - System-level noise evaluation
 - TDC Calibration
 - System-level time resolution and clock jitter
 - Grounding scheme evaluation
- Moving towards to the FDR phase









THANKS TO YOUR ATTENTION

HGTD: Peripheral Electronics Board – Technical Progress and Status

- Module layout adjustment to reduce PEB types from 10 to 6
 - 1F, 2F, 2B and 1B are re-used at both side
 - Reduce the risk of the new design
 - The PCB placement and routing of 1F and 1B, 2F and 2B, have something in common, but readout speed of modules near boundaries are different. This need new channel arrangement for IpGBT
 - Save costs
 - The PCB NRE (Non Recurring Engineering) Cost for rigid-flex is 8~10 times to the price per unit
 - Reduce the risk on the project schedule
 - Design, production and testing
 - Each type of PEB will have different testing setup and software
- Mirror Structure
 - Python3 script is developed according to the constraints from TDR
 - Workflow 6 steps to generate module layout



The new layout is evaluated by mechanical design and physical simulation



GROUNDING & SHIELDING



- Single point connection
 - The hermetic vessel acts as the Faraday cage, which is referenced to the experiment ground by a single dedicated copper braid per end cap.
- Each PEB will have be referenced to the Faraday cage by one single low ohmic strap to the conductive layer of the outer ring.
 - The modules and the PEB shall have thermal conductive connection to the cooling plate but be electrically isolated from the cooling plate.
- The stage2 LV supplies are referenced to ground by their return lines being connected to the ground planes of the PEB which they supply.
- The HV at each module is then referenced to ground through the analog ground plane at the module end.

LPGBT ELINK ASSIGNMENT IN HGTD

Model ID	lpGBT Elinks	Mix230	Mix150	Mix310	Mix046(with lumi)	Mix00D(with 2 lumi)
M 0	ECLK0, EDIN00, EDIN10, EDOUT00	1280, P0, I2C1	1280, P0, I2C1	1280, P0, I2C1	640, P0, I2C1	320, P0, I2C1
M1	ECLK1, EDIN01, EDIN11, EDOUT01	-	-	-	-	320, P0, I2C1, L640
M 2	ECLK2, EDIN02, EDIN12, EDOUT02	-	-	-	640, P0, I2C1	320, P1, I2C2, L640
M 3	ECLK3, EDIN03, EDIN13, EDOUT03	-	-	-	-	320, P1, I2C2, L640
M4	ECLK4, EDIN20, EDIN30, EDOUT10	1280, P0, I2C1	640, P0, I2C1	1280, P0, I2C1	640, P1, I2C2	320, P2, L_I2C0, L640
M 5	ECLK5, EDIN21, EDIN31, EDOUT11	-	-	-	-	320, P2, L_I2C0, L640
M 6	ECLK6, EDIN22, EDIN32, EDOUT12	-	640, P0, I2C1	-	640, P1, I2C2, L640	320, P2, L_I2C0, L640
M 17	ECLK7, EDIN23, EDIN33, EDOUT13	-	-	-	-	320, P3, L_I2C1, L640
M8	ECLK8, EDIN40, EDIN50, EDOUT20	640, P1, I2C2	640, P1, I2C2	1280, P0, I2C1	320, P2, L_I2C1, L640	320, P3, L_I2C1, L640
M 9	ECLK9, EDIN41, EDIN51, EDOUT21	-	-	-	320, P2, L_I2C1, L640	320, P3, L_I2C1, L640
M10	ECLK10, EDIN42, EDIN52, EDOUT22	640, P1, I2C2	640, P1, I2C2	-	320, P2, L_I2C1, L640	320, P4, L_I2C2, L640
M11	ECLK11, EDIN43, EDIN53, EDOUT23	-	-	-	320, P3 L_I2C2, L640	320, P4, L_I2C2, L640
M12	ECLK12, EDIN60, EDIN62, EDOUT30	640, P1, I2C2	640, P1, I2C2	640, P1, I2C2	320, P3 L_I2C2, L640	320, P4, L_I2C2, L640
M13	ECLK13, EDIN61, EDIN63, EDOUT31	-	-	-	320, P3 L_I2C2, L640	-

Basic patterns used in PEB, Mix XYZ

- X: number of module run 1.28 Gbps,
- Y: number of module run 640 Mbps,
- Z: number of module run 320 Mbps

HGTD: Peripheral Electronics Board – DC/DC converter

Bpol12V generates analog and digital 1.2 V to the front-end modules

- Height limitation in HGTD
 - < 10 mm (Including PCB and shielding case)</p>
 - Selection for air-core inductor
 - Custom solenoid coil from CMS









Ripple vs I_{out}

(Magnetic field)

1.5



Aachen module

CERN module (FEASTMP)

Commercial inductor ITK EoS

HGTD

V_{out} = 1.2 V, V_{in} = 11 V

Room temperature



- Tested in low temperature (-35 °C), OK
- Tested in magnetic field, up to 4 T, OK







Efficiency and ripple with respect to *lout* in magnetic field

Inductor candidates



By Mingjie Zhai

2.5 3 Output Current [A

0	all drc clear	zhj	2023/8/23 9:58:54
0 +0	release to manufacturer	zhj	2023/8/22 22:49:47
0	Merge branch 'master' of ssh://gitlab.cern.ch:	zhj	2023/8/22 16:18:35
0	gerber generated	zhj	2023/8/22 16:18:17
0	PCB finished in length adjustment for ECLK a	zhj	2023/8/22 16:11:53
0	update control two modular_peb at one time	jiezh	2023/8/30 17:24:06
0 + 0	Merge branch 'master' of ssh://gitlab.cern.ch:	jiezh	2023/8/22 10:19:21
0	add logo	zhj	2023/8/21 12:43:44
0	Merge branch 'master' of ssh://gitlab.cern.ch:	zhj	2023/8/21 1:21:35
0	update REFDES	zhj	2023/8/21 1:20:30
0	clear DRC	zhj	2023/8/21 0:11:42
0	update	zhj	2023/8/20 12:37:29
0	delete dangling lines and vias	zhj	2023/8/19 21:13:29
0	all line routed	zhj	2023/8/18 22:57:47
0	power plane done	zhj	2023/8/17 22:11:17
0+1 8	Merge branch 'master' of ssh://gitlab.cern.ch:	zhj	2023/8/17 18:15:23
U	update	zhj	2023/8/17 18:15:02
U	update	zhj	2023/8/16 23:54:55
e	update	zhj	2023/8/16 21:45:34
0	update HV	znj	2023/8/2 9:25:10
B	update 1V2 to 1F	znj	2023/8/1 11:09:01
A1	update via to grid	znj	2023/8/1 8:30:51
	update	znj	2023/0/1 0:52:21
8	update	zhj	2023/1/28 21:22:39
8	add 10uE x2 for each module	zhj	2023/7/20 13:47:57
	change the location of one screw	zhi	2023/7/24 17:43:24
6	undate	zhi	2023/7/24 10:54:19
â	T3 done	zhi	2023/7/21 0:49:26
õ	update runVthc	iiezh	2023/8/22 10:17:07
0	T0, T1, T2 almost done	zhj	2023/7/18 23:02:44
0	update	zhj	2023/7/17 1:07:40
0	T2 done	zhj	2023/7/16 1:25:30
O	finish module interface modification	zhj	2023/7/13 17:51:34
(before add pull-up/down R for I2C address, a	zhj	2023/7/13 8:53:20
0	update	zhj	2023/7/10 23:53:17
0 0	update T0 done	zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34
0 0 0	update T0 done VTRx+ done	zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/5 22:18:12
0 0 0 0	update T0 done VTRx+ done update monitor	zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/5 22:18:12 2023/7/4 0:06:20
0 0 0 0	update T0 done VTRx+ done update monitor T0 routing	zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/5 22:18:12 2023/7/4 0:06:20 2023/7/3 0:47:19
0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8	zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/5 22:18:12 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 9:24:38
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update	zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/5 22:18:12 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/7/2 0:20:16
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update LV connector part number update Date	zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/5 22:18:12 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 23:51:47
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update LV connector part number update LV connector part number update upwer plane update oting connector with low-profile	zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/5 22:18:12 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 22:51:47 2003/6/21 0:16:24
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update LV connector part number update outring connector with low-profile placement done	zhj zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/3 0:06:20 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/21 0:16:24 2023/6/21 0:16:24
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update UV connector part number update power plane update outring connector with low-profile placement done EPC connector update	zhj zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/4 0:06:20 2023/7/4 0:06:20 2023/7/2 0:24:38 2023/7/2 0:20:16 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/15 17:21:25 2023/6/15 23:03:57
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update LV connector part number update power plane update outring connector with low-profile placement done FPC connector update add distribution statistics	zhj zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/2 22:18:12 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 22:51:47 2023/6/12 10:16:24 2023/6/14 21:30:57 2023/6/13 21:34:28
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update LV connector part number update power plane update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch	zhj zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/5 22:18:12 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 22:51:47 2023/6/21 0:16:24 2023/6/15 17:21:25 2023/6/13 21:23:30
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update LV connector part number update power plane update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1	zhj zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:20 2023/7/3 0:47:19 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 22:51:47 2023/6/21 0:16:24 2023/6/15 17:21:25 2023/6/13 21:32:24 2023/6/13 21:22:48
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update Uz connector part number update DV connector part number update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh//gitlab.cern.ch QA/QC for coils batch1 update	zhj zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/3 0:47:19 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/21 22:56:33 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:23:40
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V connector part number update DV connector part number update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an	zhj zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/15 12:12:42 2023/6/13 21:32:30 2023/6/13 21:32:30 2023/6/13 21:32:30 2023/6/12 13:44:03 2023/6/12 8:30:29
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update lV connector part number update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an update power	2) 가) 가) 가) 가) 가) 가) 가) 가) 가) 가) 가) 가) 가)	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/2 0:18:12 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:20:16 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/12 22:56:33 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/12 13:20:29 2023/6/12 8:30:29 2023/6/10 7:11:52
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update lV connector part number update power plane update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of sshr//gitlab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an update power update	2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:20 2023/7/3 0:47:19 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 22:51:47 2023/6/12 10:624 2023/6/15 17:21:25 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/12 31:40:29 2023/6/12 31:40:29 2023/6/12 31:40:29 2023/6/12 31:40:29 2023/6/10 7:11:52 2023/6/10 7:11:52
00000000000000000000000000000000000000	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update UV connector part number update UV connector part number update UV connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch QA/QC for coils batch1 update update design according to 1F placement an update power update upda	2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:20 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/28 22:51:47 2023/6/28 22:51:47 2023/6/12 10:224 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/12 13:44:03 2023/6/10 71:152 2023/6/10 20:38:33 2023/6/9 20:38:33
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V2 connector part number update DV connector part number update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh//gitlab.cern.ch QA/QC for coils batch1 update update design according to 1F placement an update power update blind via re placement	2)) 2)) 2)) 2)) 2)) 2)) 2)) 2)) 2)) 2	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/3 0:47:19 2023/7/3 0:47:19 2023/7/2 0:20:16 2023/7/2 0:20:16 2023/6/28 22:55:33 2023/6/28 22:55:33 2023/6/28 22:55:33 2023/6/15 17:21:25 2023/6/14 23:03:57 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:23:40 2023/6/13 21:23:40 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/10 7:11:52 2023/6/19 20:38:21
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V2 connector part number update 0.00000000000000000000000000000000000	2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/15 17:21:25 2023/6/15 17:21:25 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:23:40 2023/6/13 21:23:40 2023/6/13 21:23:40 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/19 8:33:21 2023/6/9 8:21:15 2023/6/8 23:09:45
00000000000000000000000000000000000000	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update via4 and via8 update update ower plane update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an update blind via re placement change via to 8mil update via	채 채 체 , 채 , 채 , 채 , 채 , 채 , 채 , 채 , 채 , 채 , 채	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/4 0:06:20 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 22:51:47 2023/6/12 22:56:33 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/12 8:30:29 2023/6/12 8:30:29 2023/6/12 8:30:29 2023/6/10 7:11:52 2023/6/9 8:33:21 2023/6/9 8:33:21 2023/6/9 8:21:15 2023/6/8 23:09:45 2023/6/8 15:04:55
00000000000000000000000000000000000000	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update LV connector part number update power plane update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an update update blind via re placement change via to 8mil update via before change elink assignment	2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj 2hj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:20 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 22:51:47 2023/6/21 0:16:24 2023/6/15 17:21:25 2023/6/13 21:22:48 2023/6/13 21:22:48
00000000000000000000000000000000000000	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V connector part number update LV connector part number update burning connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an update power update update blind via re placement change via to 8mil update via before change elink assignment before change cross section ord M3 responser	対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:20 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:24:38 2023/7/2 0:24:38 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/15 17:21:25 2023/6/14 23:03:57 2023/6/13 21:34:28 2023/6/13 21:23:48 2023/6/13 21:23:48 2023/6/13 21:23:48 2023/6/13 21:23:48 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/12 13:44:03 2023/6/13 21:23:48 2023/6/13 21:23:48 2023/6/13 21:23:48 2023/6/14 23:00:28:33 2023/6/18 15:04:55 2023/6/6 15:57:14 2023/6/5 82:84:55
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V connector part number update DV connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh//gitlab.cern.ch QA/QC for coils batch1 update update design according to 1F placement an update power update update blind via re placement change via to 8mil update via before change elink assignment before change elink assignment	zhj zhj zhj zhj zhj zhj zhj zhj zhj zhj	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/3 0:47:19 2023/7/3 0:47:19 2023/7/2 0:20:16 2023/7/2 0:20:16 2023/6/28 22:55:33 2023/6/28 22:55:33 2023/6/28 22:55:33 2023/6/15 12:12:5 2023/6/13 21:34:28 2023/6/13 51:57:14 2023/6/3 15:57:14 2023/6/3 15:57:14
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V connector part number update DV connector part number update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an update design according to 1F placement an update blind via re placement change via to 8mil update via before change elink assignment before change elink assignment before change cross section add M2 spacer update differential pairs add coordinates of holes for M2 screwer	対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/4 0:06:20 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:24:38 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/12 22:56:33 2023/6/13 21:24:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:23:48 2023/6/13 21:23:28 2023
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update LV connector part number update LV connector part number update burning connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch QA/QC for coils batch1 update update design according to 1F placement an update update blind via re placement change via to 8mil update via before change elink assignment before change	対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:24 2023/7/3 0:47:19 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/25 22:51:47 2023/6/21 0:16:24 2023/6/15 17:21:25 2023/6/13 21:22:48 2023/6/13 21:22:48 2023/6/14 21:22:48 2023/6
00000000000000000000000000000000000000	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V connector part number update burning connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch QA/QC for coils batch1 update update design according to 1F placement an update design according to 1F placement an update update blind via re placement change via to 8mil update via before change elink assignment before change cross section add M2 spacer update update update differential pairs add coordinates of holes for M2 screws update	対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:20 2023/7/3 0:47:19 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:20:16 2023/6/28 22:56:33 2023/6/28 22:56:33 2023/6/21 20:16:20 2023/6/15 17:21:25 2023/6/13 21:32:48 2023/6/13 21:22:48 2023/6/13 20:59:44 2023/6/2 23:08:11 2023/6/2 9:23:13:44
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V connector part number update DV connector part number update power plane update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh//gitlab.cern.ch QA/QC for coils batch1 update update design according to 1F placement an update power update blind via re placement change via to 8mil update via before change elink assignment before change cross section add M2 spacer update update differential pairs add coordinates of holes for M2 screws update update HV filter change to holes as 3.0 mm	対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対対	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:20 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 9:24:38 2023/7/2 9:24:38 2023/6/25 22:51:47 2023/6/28 22:56:33 2023/6/25 22:51:47 2023/6/15 17:21:25 2023/6/14 23:03:57 2023/6/13 21:34:28 2023/6/13 21:34:28 2023/6/13 21:23:48 2023/6/13 21:23:48 2023/6/3 0:59:44 2023/6/2 9:13:27 2023/5/31 16:53:26 2023/5/29 11:49:55
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update Vi2 connector part number update DV connector part number update power plane update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh//gitlab.cern.ch QA/QC for coils batch1 update update design according to 1F placement an update design according to 1F placement an update blind via re placement change via to 8mill update via before change elink assignment before change elink assignment before change elink assignment before change elink assignment dd coordinates of holes for M2 screws update update HV filter change to holes as 3.0 mm update board	20) 20) 20) 21) 21) 21) 21) 21) 21) 21) 21) 21) 21	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:24:38 2023/7/2 0:24:38 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/15 12:12:52 2023/6/13 21:34:28 2023/6/13 21:34 2023/6/13 21:34:28 2023/6/13 21:34 2023/6/2 23:82:41 2023/6/2 23:81:11 2023/6/2 23:81:11 2023/6/2 23:81:11 2023/5/29 13:27 2023/5/11 6:53:26 2023/5/29 13:27
	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update via4 and via8 update V connector part number update D connector part number update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an update distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1 update design according to 1F placement an update design according to 1F placement an update distribution statistics before change cross section add M2 spacer update differential pairs add coordinates of holes for M2 screws update update HV filter change to holes as 3.0 mm update board add grounding connector	动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/10 0:18:34 2023/7/2 0:26:20 2023/7/3 0:47:19 2023/7/2 0:24:38 2023/7/2 0:24:38 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/12 2:25:25 2023/6/13 21:24:28 2023/6/13 21:34:28 2023/6/13 21:23:42 2023/6/13 21:23:42 2023/6/12 3:34:40 2023/6/12 3:34:40 2023/6/12 3:34:40 2023/6/12 3:34:40 2023/6/12 3:34:40 2023/6/12 3:34:21 2023/6/8 3:21 2023/6/8 3:21 2023/6/8 3:21 2023/6/8 3:21 2023/6/8 3:21 2023/6/8 3:21 2023/6/8 3:21 2023/6/12 3:34 2023/6/2 2:30:811 2023/6/2 2:31:34 2023/5/29 11:49:55 2023/5/29 9:40:50
00000000000000000000000000000000000000	update T0 done VTRx+ done update monitor T0 routing update via4 and via8 update update V connector part number update power plane update power plane update outring connector with low-profile placement done FPC connector update add distribution statistics Merge branch 'master' of ssh://gitlab.cern.ch: QA/QC for coils batch1 update update design according to 1F placement an update update blind via re placement change via to 8mil update update via before change elink assignment before change cross section add M2 spacer update differential pairs add coordinates of holes for M2 screws update update blind via re placement change to holes as 3.0 mm update board add grounding connector use_lumi to enable/disable lumi. channel	动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动动	2023/7/10 23:53:17 2023/7/10 0:18:34 2023/7/3 0:18:24 2023/7/3 0:47:19 2023/7/3 0:47:19 2023/7/2 9:24:38 2023/7/2 0:24:38 2023/6/25 22:51:47 2023/6/25 22:51:47 2023/6/25 27:51:47 2023/6/15 17:21:25 2023/6/13 21:32:48 2023/6/13 21:22:48 2023/6/13 21:22:20 2023/5/21 21:324

Log from Gitlab

Design tracked and backup by gitlab

Main timeline:

- May 2: Update heat sink for VTRx+, use M2 screws to lock
- May 5: Add pull-down resisters for MUX64 according to the feedback from radiation tests
- May 19: Add grounding connector
- May 29: Change the holes to 3.0 mm, add HV filter according to ASIC group recommendation
- June 3: Add M2 spacers
- June 9: Update blind via
- June 12: Update design according to 1F placement and routing
- June 21: Change the outring connectors with low-profile
- July 13: Finish module interface modification
- July 14~Aug 1: Routing

Summer holiday from July. 31 to Aug. 13

• Aug 1: Update HV

Aug 2~Aug 17: Power/GND plane partition

- Aug 22: PCB finished in length adjustment for ECLK and EDIN.
- Aug 23: All DRC cleared
- Aug 23: Submit to 8.2-D -> Sep. 4: NJU seals the contract -> Sep. 15: finish EQ, and start production
- Sep. 15: Submit to 8.2-C -> Sep. 27: NJU seals the contract -> Sep. 27: start production
- Oct. 21: Submit to 8.2-B -> Nov. 8: NJU seals the contract
- Sep. to now: Determine the bPOL output voltage
 - Module operating current at a specific hit rate(output data speed, lumi. enable)
 - Flex voltage drop (measured)
 - PEB voltage drop (simulated)

LOOK BACK ON PEB 1F DESIGN AND PRODUCTION

Pre-sequencing tasks

- PCB outline and PEB envelope height confirmation by mechanical group
- 2. Fixation style confirmation by mechanical group
- 3. Outer ring connectors confirmation by cable group

41 workdays for PEB 1F design

More than 13 days for business process in NJU

PCB MATERIALS

		8.2-D	-	8.2-B/C	8.2-E
		IT-170	IT-988	EM-890K	TU-883A
	lGHz	4	3.21	2.93	3.91
Dk	2GHz	3.9	3.21	2.89	
dielectric	5GHz	3.9	3.21	2.88	3.9
constant	10GHz	3.8	3.21	2.84	3.89
	20GHz		3.21	2.81	3.86
	lGHz	0.006	0.0014	0.0018	0.0024
	2GHz	0.0063	0.0014	0.0021	
Df, loss factor	5GHz	0.0075	0.0014	0.0022	0.0031
	10GHz	0.008	0.0014	0.0024	0.004
	20GHz		0.0015	0.0025	0.0044