

# 3D Integration of Pixel Readout Chips using Through-Silicon-Vias

## TWEPP-2024

F. Piernas<sup>1</sup>, J. Alozy<sup>1</sup>, S. Al-Tawil<sup>1</sup>, J. Buytaert<sup>1</sup>, M. Campbell<sup>1</sup>, T. Fritzsche<sup>2</sup>, K. Kloukinas<sup>1</sup>,  
M. Kovacs<sup>1</sup>, X. Llopart<sup>1</sup>, M. Barreto<sup>3</sup> and K. Wyllie<sup>1</sup>

<sup>1</sup>CERN

<sup>2</sup>Fraunhofer IZM

<sup>3</sup>UniGe

Supported by CERN EP R&D WP5 and the Medipix4 Collaboration



# Outline

1. Through-Silicon-Via (TSV) Overview
2. Why TSV in Particle Detectors
3. TSV Processing of Timepix4
4. Module Design to Test TSV
5. First Results and Future Work

# 1. Through-Silicon-Via (TSV) Overview

2. Why TSV in Particle Detectors

3. TSV Processing of Timepix4

4. Module Design to Test TSV

5. First Results and Future Work

# 1. Through-Silicon-Via (TSV) Overview


- Similar to PCB vias, but in silicon
- Three types: first, middle, **last**
- For our ASIC technology of today, only TSV-Last is feasible

Redefining electronic boundaries with 3D integration and advanced packaging

📅 Oct 3, 2024, 10:30 AM  
🕒 45m

Speaker


👤 Perceval COUDRAIN (CEA/LETI)




TSVs allow 3D stacking

# 1. Through-Silicon-Via (TSV) Overview

- Similar to PCB vias, but in silicon
- Three types: first, middle, **last**
- For our ASIC technology of today, only TSV-Last is feasible



TSVs allow 3D stacking




(Fraunhofer, CERN EP-ESE Electronics Seminars, April 12th, 2022)

# 1. Through-Silicon-Via (TSV) Overview

- Similar to PCB vias, but in silicon
- Three types: first, middle, last

## Main idea

Accessing the active circuitry (located on the front side of the chip), from the bottom side surface.



TSVs allow 3D stacking

## Back Side - Via last

Si-bulk

- Done after full processing of the wafer.
- It **requires** an internal BEOL.

Si-bulk



- TSV created by etching silicon (**Bosch Process**), until arriving to the landing pad.
- Final **metallization** creates the connection.

(Fraunhofer, CERN EP-ESE Electronics Seminars, April 12th, 2022)

1. Through-Silicon-Via (TSV) Overview


# 2. Why TSV in Particle Detectors


3. TSV Processing of Timepix4

4. Module Design to Test TSV

5. First Results and Future Work

## 2. Why TSV in Particle Detectors

- **Access to all the back-side area**
- Better power distribution 
- Better signal integrity(\*)
- 4-Side buttability: minimal dead space





(\*) G.Druais et al, *TSV as an alternative to wire bonding for a wireless industrial product: another step towards 3D integration*



# 2. Why TSV in Particle Detectors

- Access to all the back-side area
- Better power distribution
- Better signal integrity(\*)
- 4-Side buttability: minimal dead space



(\*) G.Druais et al, *TSV as an alternative to wire bonding for a wireless industrial product: another step towards 3D integration*

1. Through-Silicon-Via (TSV) Overview

2. Why TSV in Particle Detectors


# 3. TSV Processing of Timepix4

4. Module Design to Test TSV

5. First Results and Future Work

# 3. TSV Processing of Timepix4

## Timepix4: Our test-vehicle for TSV




### Timepix4: Hybrid pixel detector

- 29x24mm = almost 7cm<sup>2</sup> sensitive area
- 512x448 pixels
- 16 links up to 5Gbps

### Why Timepix4 as test vehicle?

- Wirebond and Ball Grid Array (BGA) dicing options
- Four-side buttability (without bondpads)
- Internal landing pads in Metal 1 ready for TSV



# 3. TSV Processing of Timepix4

Timepix4 Version	V0	V1	V2 / V3
Considerations	<b>Excessive jitter</b> in data links, due to PLL not locking properly. <b>Chip for electrical tests.</b>	Same problems on data links as V0. <b>Chip for electrical tests.</b>	Versions with <b>PLL problem solved.</b> <b>Links working at 5Gbps at nominal voltage.</b>

**IZM Fraunhofer  
TSV Processing:**



Two wafers 200mm  
done




Two wafers 200mm  
done



Three V3 wafers 200mm  
**Ongoing TSV processing**



# 3. TSV Processing of Timepix4

**TIMEPIX4 TSV-Processed** Back side  
Chip thinned to ~120um



# 3. TSV Processing of Timepix4

**TIMEPIX4 TSV-Processed** Back side  
Chip thinned to ~120um





x1020 BGA Pad  
Diameter: 300 um

Redistribution  
Layer (RDL)

The bondpads are diced out: 4 side buttability



# 3. TSV Processing of Timepix4

**TIMEPIX4 TSV-Processed** Back side  
Chip thinned to ~120um



# 3. TSV Processing of Timepix4

**TIMEPIX4 TSV-Processed** Back side  
Chip thinned to ~120µm




0.8mm  
pitch

x1020 BGA Pad  
Diameter: 300 µm

Redistribution  
Layer (RDL)

Through Silicon Via (TSV)



Internal Landing Pad

~62µm

TSV cross section under SEM (Fraunhofer IZM)


The bondpads are diced out: 4 side buttability



# 3. TSV Processing of Timepix4


Some difficulties:

- Setup by trial and error: some wafers are consumed for setup
- Wafer level processing
- Post processing for balling
- Defects in RDL or pixel matrix (not common)
- **Visual inspection and good handling is important**



Metal deposition over defects

Damaged track



1. Through-Silicon-Via (TSV) Overview

2. Why TSV in Particle Detectors


3. TSV Processing of Timepix4

# 4. Module Design to Test TSV


5. First Results and Future Work

# 4. Module Design to Test TSV


Family of PCBs for testing TSV-processed Timepix4




**Socket PCB**  
Electrical Tests



**Timepix4 & VTRx+**  
Optoelectronics  
Demonstrator



**Breakout PCB**  
Extracting data links and  
clocks through SMA cables







**Timepix4 & SystemPIC**  
Silicon Photonics



More in progress...

# 4. Module Design to Test TSV


Family of PCBs for testing TSV-processed Timepix4




# 4. Module Design to Test TSV



Pogo-pin based socket PCB that allows testing TSV-processed chips




Chip in socket




Direct bonding compatible, with Anisotropic Conductive Paste (ACP) or BGA

# 4. Module Design to Test TSV




Chip bonded with ACP  
(glue + conducting particles)



Front side pixel matrix with bumps

Glue under the chip




PCB pad





# 4. Module Design to Test TSV

## The Idea: Proof of principle for particle detector modules







# 4. Module Design to Test TSV



**Carrier board 2-Side Buttable**  
**Demonstrator PCB of Timepix4 and VTRx+**



# 4. Module Design to Test TSV



**Carrier board 2-Side Buttable**  
**Demonstrator PCB of Timepix4 and VTRx+**

FMC with slow control and clocks

# 4. Module Design to Test TSV





**Carrier board 2-Side Buttable**  
**Demonstrator PCB of Timepix4 and VTRx+**

FMC with slow control and clocks

VTRx+ Quad-Channel Optoelectronics module

# 4. Module Design to Test TSV





**Carrier board 2-Side Buttable**  
**Demonstrator PCB of Timepix4 and VTRx+**

FMC with slow control and clocks

VTRx+ Quad-Channel Optoelectronics module

VTRx+ Connector (4 available for 16 channels)

# 4. Module Design to Test TSV



**Carrier board 2-Side Buttable**  
**Demonstrator PCB of Timepix4 and VTRx+**

FMC with slow control and clocks

VTRx+ Quad-Channel Optoelectronics module

VTRx+ Connector (4 available for 16 channels)

# 4. Module Design to Test TSV


Pixel detector hybridization with anisotropic conductive adhesives

Oct 1, 2024, 4:40 PM  
1h 20m

Poster Packaging and Inter...

Speaker

Dr Ahmet Lale




Assembly done at UniGe (University of Geneva)

PCB BGA pad before glue



After glue (30um particles)



Thermo-compression

1. Through-Silicon-Via (TSV) Overview


2. Why TSV in Particle Detectors

3. TSV Processing of Timepix4

4. Module Design to Test TSV

# 5. First Results and Future Work

# 5. First Results and Future Work




The socket PCB was used to electrically validate chips (power, slow control, etc)

## Results:

- 1<sup>st</sup> batch (2 wafers): Timepix4 **V0**, low yield \*
- 2<sup>nd</sup> batch (2 wafers): Timepix4 **V1**, **excellent yield of 94%**
- 3<sup>rd</sup> batch (3 wafers): Timepix4 **V3**, expected soon

\*Processing this batch took very long, due to COVID times



**Red:** faulty chip


**Yellow:** partially faulty chip, not TSV related

**Black:** chip with incomplete edge due to coring margin

**Grey:** missing chip (coring or inspection)



# 5. First Results and Future Work



The socket PCB was used to electrically validate chips (power, slow control, etc)


Socket PCB used to test TSV-processed chips

- 1<sup>st</sup> batch (2 wafers): Timepix4 V0, low yield \*

\*Processing this batch took very long, due to COVID times

yield of 94%

Chips successfully work after TSV processing and balling



Total OK chips: 48


Red: faulty chip

Yellow: partially faulty chip, not TSV related

Black: chip with incomplete edge due to coring margin

Grey: missing chip (coring or inspection)


# 5. First Results and Future Work




## Opto-demonstrator module

### Timepix4.1 TSV, bonded with ACP glue



- Eye diagram through **optical fiber** at 2.56Gbps.
- This version of the chip has **problems with jitter**.
- Waiting for TSV processing of Timepix4 V3



# 5. First Results and Future Work





**Same PCB but Timepix4.1 TSV soldered with BGA balls (for the first time) instead of ACP glue SAC305 alloy, 300um solder balls**



Eye @1.25Gbps  
Through optical fiber

Assembly done at CERN

# 5. First Results and Future Work




Threshold equalization with the previous PCB (Timepix4 V1 TSV soldered with BGA)


**Slow control, global biasing DACs and pixel matrix working, after TSV processing, balling and soldering**

# 5. First Results and Future Work


Family of PCBs for testing TSV-processed Timepix4




**Socket PCB**  
Electrical Tests



**Timepix4 & VTRx+**  
Optoelectronics  
Demonstrator



**Breakout PCB**  
Extracting data links and  
clocks through SMA cables



More in progress...

# 5. First Results and Future Work

## Demonstrator PCB of Timepix4 and SystemPIC **2-Side Buttable**

Silicon Photonics Circuits for the optical readout of CERN detectors


Oct 3, 2024, 2:20 PM Oral Optoelectronics and...

20m

Grosvenor Suite Theatre

Speaker

Carmelo Scarcella (CERN)




### One PCB to test, at the same time:

- Power and S/C through TSV
- Silicon Photonics with data through **short** Wirebond
- Optoelectronics with data through TSV





In production

How will this assembly perform?



# Last-minute Surprise!

# First Timepix4.1 TSV with Silicon Sensor



Testing by J. Alozy

Sensor bonding at Advafab

First result with radioactive source!




# Conclusions and outlook

- TSV are a **suitable alternative** to wirebond.
- TSV successfully fabricated on Timepix4 chips.
- Tests show that **chips work** when connected to test modules.
- TSV processing is **tricky**, done at wafer level and some wafers are **used** for tuning of the process.
- Demonstrator **modules** for extracting data through optical fiber.
- Waiting for Timepix4 V3 with TSV for **5Gbps** readout.
- Exploring other vendors for TSV processing (Europe and worldwide).



# Thank you for your attention

# Extra Slides

# PCB Design considerations




Copper cutouts to distribute current and voltage drop




Extension of data lines up to 15cm to test signal integrity (how far the VTRx+ can be placed).

- Too close to the readout ASIC: high radiation
- Too far: signal degradation



# Conductivity test of TSV

- Wafer with defective TSV.
- Feedback by IZM: Bad processing of this wafer.




<1	<1	<1	<1	1	<1	<1	1	W3H2 (Ω)
97	9	256	75	9	36	66	19	W4D2 (Ω)
56	138	5	53	36	32	79	29	W4G2 (Ω)

Chip n°

Conduction test between pads of the same internal power plane, using micromanipulator probes.

Some faulty chips have higher resistance in BGA than in wirebond pads: TSV conduction issue.






# Bondpad Resistance vs BGA Resistance


Wafer 4 (faulty TSV) Resistance on VDDA											
F1		D2		E2		F2		G2		H2	
Bond Pads	BGA	Bond Pads	BGA	Bond Pads	BGA	Bond Pads	BGA	Bond Pads	BGA	Bond Pads	BGA
2	2	2	19	1.8	19	1.3	51	1.9	29	1.5	52
2	7	1.9	66	2.9	70	1.3	47	1.4	79	1.4	2
1.7	24	2	36	2.9	66	1.4	1	1.8	32	1.6	35
2	19	1.3	9	1.3	20	1.4	60	1.5	49	1.6	95
2	29	1.9	75	1.4	83	1.4	3	1.5	53	1.3	20
2	9	2.2	256	1.3	54	1.7	1	1.5	5	1.5	19
2	16	2	9	1.4	16	2.2	15	1.5	136	1.4	30
2	48	2	97	1.4	239	1.7	53	1.3	55	1.5	2

Measurements done by S. Al-Tawil


Observations: resistance on bond pads is overall lower than BGA on this wafer. Measurement sensitive to force applied on the pads.



# Soldering and Testing a Timepix4 V1




- TSV processed only




Bad pixels: 0


PCB used  
to test




- TSV processed and balled



Bad pixels: 0



- TSV processed, balled and soldered



Bad pixels: 0

Test successful: writing and reading back random data to a register in all pixels.

Chip W10I3

# Deep Reactive Ion Etching (DRIE) in Silicon

## ■ Deep Reactive Ion Etching (DRIE)

- Bosch Process
- Switched Process

- Resist or Hardmask
- Isotropic Etch (SF<sub>6</sub>)
- Deposition (C<sub>4</sub>F<sub>8</sub>)
- Anisotropic Etch (SF<sub>6</sub>)
- Isotropic Etch (SF<sub>6</sub>)








Image: SPTS

Image: IZM



© Fraunhofer IZM

Seminar by T. Fritzscht et al.  
IZM Fraunhofer

CERN EP-ESE Electronics Seminars, April 12th, 2022





# Breakout PCB


Reference clock generator (optional)




Readout System



Optional FMC




Optional FMC



Socket board



Data signal eye





To SAMTEC connectors

Test out signals measurement (optional)



# Chip with incomplete edge



Missing pads and TSV, due to limitations at IZM