


HGCAL SiPM-on-Tile Full-Stack Integration with the Serenity Phase-2 DAQ Hardware

Fabian Hummer on behalf of the CMS collaboration


Contribution to
TWEPP 2024

3rd October 2024




IMPERIAL

CMS needs fresh endcap calorimeters...




... and that's how they will look like

HGCAL in a nutshell




HGCAL in a nutshell



The HGICAL Readout Chain

- Trigger data:
 - Sent for each bunch crossing
 - Reduced formats, e.g. sum of multiple sensor cells
- DAQ data:
 - Full event information (ADC/ToT + ToA)
 - Only sent on demand (L1 trigger accept)



Detailed info on the data concentrators:


**TWEPP
2024**

[Talk] J. Hoff: [ECON-D and ECON-T: Design and Production Testing](#)

**ASIC
Session**

[Talk] M. Lupi: [Functional Verification for Endcap Concentrator ASICs in the High-Granularity Calorimeter Upgrade of CMS](#)



Core Feature: shared* Readout Chain



* with some specific parts to each

1 year ago: First integration of full vertical slice

Beam Area: Front-end Control Room: Back-end



2023: beam tests at SPS:

- Two sensor modules with the complete pre-series front-end
 - Full readout chain until the Serenity
 - First time this system was in a beam test!
- **a huge success for HGICAL!**

TWEPP
2023


[Talk] R. Shukla: [The CMS HGICAL trigger data receiver](#)

[Poster] M. Vojinovic: [CMS HGICAL Electronics Vertical Integration System Tests](#)


1 year ago: First integration of full vertical slice

Beam Area: Front end Control Room: Back end

2023: beam tests at SPS:




But wait... what about
the scintillator tile modules?



Two sensor modules
with the complete pre-
series front end

Full readout chain until
the Serenity

- First time this system
was in a beam test!
- **a huge success for
HGCAL!**



**TWEPP
2023**

[Talk] R. Shukla: [The CMS HGCAL trigger data receiver](#)

[Poster] M. Vojinovic: [CMS HGCAL Electronics Vertical Integration System Tests](#)

Given we have this...

[Figure by M. Vojnovic]

“mini” back-end
(TPG and DAQ)




Timing
Fast Control


Event
Data

Trigger
Data

Slow Control




“mini” front-end



Given we have this...

[Figure by M. Vojnovic]

“mini” back-end
(TPG and DAQ)



Timing
Fast Control

Event
Data


Trigger
Data

Slow Control

... can we
simply


REPLACE

???




“mini” front-end

But wait... what about
the scintillator tile modules?




Tileboard → Serenity readout: Step 1

- GBT-SCA provides I²C, GPIOs, ADCs, DACs to tileboards, *not present on silicon modules*
- GBT-SCA on Versatile Link Development Board (VLDB), IpGBT and VTRx+ on VLDB+
- Custom adapter board to test GBT-SCA connection via IpGBT eLinks




Tileboard → Serenity readout: Step 1

- GBT-SCA provides I²C, GPIOs, ADCs, DACs to tileboards, *not present on silicon modules*
- GBT-SCA on Versatile Link Development Board (VLDB), IpGBT and VTRx+ on VLDB+
- Custom adapter board to test GBT-SCA connection via IpGBT eLinks




Tileboard → Serenity readout: Step 2

- Fall 2023: motherboard not yet available → **VLDB+ = „motherboard without ECON's“**
- Custom adapter board to connect tileboard to VLDB+ → develop FW and SW
- First readout of tileboard data with Serenity in January 2024




Tileboard → Serenity readout: Step 2

- Fall 2023: motherboard not yet available → VLDB+ = „motherboard without ECON’s“
- Custom adapter board to connect tileboard to VLDB+ → develop FW and SW
- First readout of tileboard data with Serenity in January 2024




Tileboard → Serenity readout: Step 3

- Winter 2023: two pre-series motherboards assembled at KIT
- Motherboard with two ECON-T's, but no ECON-D (additional IpGBT instead)
- Characterization of full vertical stack with Serenity-Z1.1




Tileboard → Serenity readout: Step 3

- Winter 2023: two **pre-series motherboards** assembled at KIT
- Motherboard with two ECON-T's, but no ECON-D (additional IpGBT instead)
- Characterization of full vertical stack with Serenity-Z1.1







Tileboard → Serenity readout: Step 4

- Spring 2024: Validation of the full readout chain, getting ready for beam tests
- No ECON-D → direct readout of HGCROC frames to DAQ PC
- No DTH prototype at KIT → 1 x 10G ethernet from Serenity to DAQ PC



First Beam Test: July/August this year

- Beam test at SPS H2
- 3T superconducting magnet
- 120 – 200 GeV electrons and muons
- *Separate* readout systems for silicon sensors and tile modules
- Two layers of 3 silicon sensors
 - Serenity-Z1.2 with VU7P
 - DTH-p1-v2 → DAQ PC
- Two tile modules
 - Serenity-Z1.1 with KU15P
 - DAQ PC via 10G ethernet



Highlights from the July/August Beam Test

- Stable operation in 3T magnetic field
 - Tested 3 different field orientations
- Synchronous readout of tile modules on
 - the same motherboard
 - two different motherboards
- Readout of ECON-T data with tileboards
- All measurements with
 - HGCROC version 3a
 - ECON-T-p1





Figure: average ToT per sensor cell for EM shower (200 GeV electrons)

Now we have this...

“mini” back-end
(TPG and DAQ)



“mini” back-end
(TPG and DAQ)




Timing
Fast Control

Event
Data

Trigger
Data

Slow Control




Silicon sensors

Event
Data

Trigger
Data

Slow Control




Scintillator tile modules

[Figure by M. Vojnovic]


Now we have this...

... but can we have both
in one Serenity?




... but can we have both
in one Serenity?

- New motherboard with ECON-D not yet available
- Common beam test firmware expects ECON-D packets
- Only trigger readout possible for now
- Need to understand DAQ/trigger correlation first




September Beam Test: DAQ/trigger correlation

- First week: commissioning of new tile modules using our Serenity-Z1.1 setup
 - Two modules with **HGCROC v3b**
 - Determine values for thresholds and calibration parameters (ADC, ToA, ToT)
 - Extensive datasets with muons and EM showers
- Understanding of DAQ and trigger correlation
 - **Figure:** energy in a super trigger cell vs. Sum of ADC and ToT of DAQ channels






September beam test: unified readout

- Second week: connect tile modules *and* silicon modules to Serenity-Z1.2 (VU7P)
- Full readout chain for both sensor types:




- **Simultaneous** readout of trigger data for silicon sensors and scintillator tileboards
- No DAQ readout for tileboards (no ECON-D → different data format)

Figure: Time response to EM showers of super trigger cells from 3 different layers



September beam test: unified readout

- Second week: connect tile modules *and* silicon modules to Serenity-Z1.2 (VU7P)
- Full readout chain for both sensor types:








- **Simultaneous** readout of trigger data for silicon sensors and scintillator tileboards
- No DAQ readout for tileboards (no ECON-D → different data format)


Info on HGICAL DAQ Firmware and some more beam test results:

**TWEPP
2024**

[Poster] M. Rosado: [Back-end DAQ system prototype testing and integration on a full detector test system for the CMS HGICAL detector](#)




Now we have this...




* event data soon also for tileboards

Now we have this...



... but can we have that
with Serenity-S?




* event data soon also for tileboards

But what about Serenity-S?

A lot happened since last year's TWEPP...

- 12 boards assembled so far
 - 6x Serenity-S1.1 → initial run with "teething issues"
 - 6x Serenity-S1.2 → fixed FireFly footprint 🙌
- Integration in firm-/software frameworks almost done
- Commissioning ongoing but cards are close to becoming usable by detector groups
- Next step: pre-series with 50 Serenity-S1.3 boards
 - PCB optimisations targeting the manufacturing process



**TWEPP
2023**

[Talk] T. Mehner: [Lessons from integrating CMS Phase-2 back-end electronics and first results from Serenity-S1, a production optimised ATCA blade](#)

Integration of HGCAL FE + Serenity-S

Summer 2024: Efforts started at KIT to bring HGCAL to Serenity-S

- Beam Test Firmware successfully ported from Serenity-Z1.2 VU7P to Serenity-S1.2 VU9P

Front-end Tests

- Successful IC and EC communication with the SiPM-on-tile front-end

Back-end Tests

- No DTH prototype at KIT → Test still pending



Conclusions and Summary

- HGCAL SiPM-on-Tile readout chain validated with Serenity-Z
 - Iterative integration of tile modules with Serenity, using custom adapter hardware
 - Currently using pre-series motherboard
- Successful beam test of SiPM-on-tile system using Serenity-Z
 - Stable operation in 3T magnetic field
 - Readout of DAQ and trigger data from HGCROC versions 3a and 3b
- *Simultaneous* readout of scintillator tileboards and silicon sensors using Serenity-Z
 - Currently only trigger readout possible
 - Next step: production version motherboard with ECON-D
- Commissioning of Serenity-S ongoing, first tests with HGCAL front-end modules

Conclusions and Summary

- HGCAL SiPM-on-Tile readout chain validated with Serenity-Z
 - Iterative integration of tile modules with Serenity, using custom adapter hardware
 - Currently using pre-series motherboard
- Successful beam test of SiPM-on-tile system using Serenity-Z
 - Stable operation in 3T magnetic field
 - Readout of DAQ and trigger data from HGCROC versions 3a and 3b
- *Simultaneous* readout of scintillator tileboards and silicon sensors using Serenity-Z
 - Currently only trigger readout possible
 - Next step: **production version motherboard with ECON-D**
- Commissioning of Serenity-S ongoing, first tests with HGCAL front-end modules

THE BACKEND BOYS



„I want it DAQ way“




Backup

Silicon Modules – Hexaboards


- For areas with high radiation
- 620 m² of active area
- Front-end ASICs: HGCROC, LDO and RAFAEL
- Low density and high density version
- Wire bonded to Si sensor (8 inch wafer)
- Readout electronics: engines (VL+, ECONs) and wagons (passive)
- 30k boards, 6M channels

Low Density Hexaboards
3 x HGCROC
192 Si cells (1.1 cm²)



8 inch \approx 20 cm


High Density Hexaboards
6 x HGCROC
432 Si cells (0.5 cm²)



8 inch \approx 20 cm


Tile Modules – Tileboards

- For areas with lower radiation
- 400 m² active area: scintillator + SiPM
- Front-end ASICs: 1-2 x HGCROC, GBT-SCA, 1-2 x ALDO
- Scintillator tiles placed directly on PCB, 4-30 cm² per tile
- LED system for calibration
- High density version with smaller tiles under consideration
- Readout electronics: Motherboard (VL+, ECONs, RAFAEL) and wingboards (passive)
- 4k boards, 240k channels





HGCAL's sensors in a nutshell

- Scintillator tile modules:
 - Plastic scintillator tiles read out by SiPMs
 - For lower-radiation environment
 - Sensor cell size $4 \text{ cm}^2 \dots 30 \text{ cm}^2$
 - 370 m^2 active area, 4k modules, 240k channels
- Silicon modules:
 - Silicon sensors wire-bonded to readout PCB („hexaboard“)
 - For high-radiation regions of HGCAL
 - Sensor cell size $0.5 \text{ cm}^2 \dots 1 \text{ cm}^2$
 - 620 m^2 active area, 26k modules, 6M readout channels



TWEPP [Poster] P. Antoszczuk: [On-detector power distribution for CMS-HGCAL: a busbar-based approach](#)

Silicon / SiPM-on-Tile FE Differences

	LD Hexaboard 	HD Hexaboard	Tileboard / Motherboard / WB 
HGCROC	3 per LD Hexaboard	6 per HD Hexaboard	1 for most Geometries / 2 for B12 Tileboard
GBT-SCA	N/A	N/A	1 GBT-SCA per Tileboard
ECONs	ECON Mezzanine on the Hexaboard		2 ECON-T + 1 ECON-D on the Motherboard
RAFAEL	1 per Hexaboard		1 per Motherboard
lpGBT	3 per LD Engine	6 per HD Engine	2 per Motherboard (DAQ + Trigger)
VTRx+	1 per LD Engine	2 per HD Engine	1 per Motherboard
linPol12	Engine		Motherboard
LDO	Hexaboard and Engine		1 on Motherboard, 2 per Tileboard
bPol12	DCDC mezzanine on the Hexaboard		1 per Motherboard, 2 per Tileboard
ALDO	N/A	N/A	2 per Tileboard


Step-by-step to Tileboard readout: “What can we test when?”

	<u>Step 1:</u> Serenity → VLDB+ and SCA on VLDB	<u>Step 2:</u> Serenity → VLDB+ and Tileboard (via adapter)	<u>Step 3:</u> Serenity → MB → Wingboard → Tileboard
Slow control tests	<input checked="" type="checkbox"/> IpGBT + SCA only	<input checked="" type="checkbox"/> IpGBT, SCA, HGCROC, ALDO	<input checked="" type="checkbox"/> 2-3x IpGBT, ECON-T, 1-5x SCA, 1-5x HGCROC
Fast commands	NO	<input checked="" type="checkbox"/> YES, directly to HGCROC	<input checked="" type="checkbox"/> YES, via RAFAEL
40MHz clock jitter measurement	NO	<input checked="" type="checkbox"/> YES, jitter of tileboard only	<input checked="" type="checkbox"/> YES, clock jitter of full readout chain
Bit error rate measurement	NO	<input checked="" type="checkbox"/> YES, tileboard only	<input checked="" type="checkbox"/> YES, full readout chain → System validation
Trigger readout	NO	<input checked="" type="checkbox"/> Raw trigger stream from HGCROC	<input checked="" type="checkbox"/> YES
DAQ readout	NO	<input checked="" type="checkbox"/> Raw data stream from HGCROC	<input checked="" type="checkbox"/> Raw data stream from HGCROC
Multiple Tileboards	NO	NO	<input checked="" type="checkbox"/> YES

Setup for July/August beam test


Pre-series motherboards: no ECON-D

- Can't use miniDAQ firmware block from common beam test FW
- Direct streaming of ROC-DAQ packets to the DAQ PC
- 10G ethernet links



Serenity-S1 FPGA Card

Figure by Torben Mehner



- **Board Infrastructure**
 - Xilinx KRIA SoM
 - Clock, power, PHY
 - SD, SSD
- **ATCA Infrastructure**
 - Backplane connectors
 - IPMC (OpenIPMC DIMM module)
 - Power input
 - Ethernet switch
- **Payload**
 - FireFly optical transceivers
 - VU13P FPGA
 - Clocks