

Generic Concept for a Phase Stable Timing Link


An FPGA Agnostic System for Achieving Picosecond-Level Phase Determinism in Timing Distribution Links for High Energy Physics Experiments

Edoardo Orzes

S. Baron, E. Mendes, R. Rusack, Z. Eberle, R. Saradhy, Y. Tousi, E. Frahm, F. Martina, P. Vichoudis

TWEPP24 - 1 October 2024


CERN EP-R&D WP6 / ECFA-DRD7 WP3.b2



Cascade Timing Link


How to compensate for **phase drifts** occurring in a node (FPGA) of the cascade?


Problem: Phase drifts occur in the FPGA due to PVT variations and resets



Solution: detect and correct for phase drifts with a phase detector and shifter external to the FPGA

Concept for a Generic Phase Compensation System






DDMTD PCB eval board, up to 160MHz



Phase Shifter ASIC eval board, up to 2.5GHz



ADN2817 CDR eval board, up to 2.7Gbps

FPGA DDMTD Vs PCB DDMTD Comparison @160MHz

1. Linearity test:


Compare phase measurements of a DDMTD fully embedded in an FPGA Vs a DDMTD with the front-end in a dedicated PCB.

Oscilloscope is the reference.

1023 phase shifts of 6.1ps covering the full clock period.



2. Temperature test:

Compare the two DDMTDs measurements at a constant phase, varying temperature.



FPGA DDMTD Vs PCB DDMTD - Crosstalk @160MHz



Based on the routing, if one DDMTD input clock travels close to an aggressor clock of the same (or multiple) frequency and **the two clocks are in phase or in phase opposition**, **crosstalk** can cause a deterministic edge distortion.



The phase measured by the PCB DDMTD does not reveal any distortions.

FPGA DDMTD Channels Routing - Crosstalk

Several linearity tests have been done changing the clock input ports and DDMTD placement. Whenever a clock is routed close to another, two phase distortions are observed with $T/2$ one from the other (on the clock edges).



FPGA DDMTD Channels Routing - Crosstalk

Possible solutions (tested):

- Place the DDMTD in a PBlock aiming for a better routing, then check the implementation to see if the two inputs are routed far from other clocks.
- Place the two DDMTD sampler flip-flops on the input ports logic (IOB), to avoid further routing into the FPGA (not possible when using the GT Ref inputs).
- It is not guaranteed that for every implementation it is possible to obtain a routing which avoids non linearities in the FPGA.



FPGA DDMTD Vs PCB DDMTD - Temp Stability @160MHz

FPGA: 0 to 1 ps/degC

Discrete: 0 ps/degC

[SMA Cable: 0.7 ps/(m degC)]

*Depends on routing




The symmetric implementation of the PCB DDMTD makes it insensitive to temperature

Symmetrical routing

Phase Shifter ASIC Characterization @160MHz

Step of ~335fs
Range of 20ps
Stability of <0.1ps RMS
Test in climate chamber reported no temperature dependency



Phase Shifter is OK




CDR Characterization @2.4Gbps

ADN2817

Temp stability: 3ps/degC

*corrected for SMA cable



Consistent between different devices




Fixed latency:
 <0.3ps RMS
 *doing Tx resets

CDRs are phase stable and equal

PCB Proof of Concept



Climate Chamber



*Phase shift is performed by the AMD Phase Interpolator (TxPI) of the transceiver.
step: 1.6ps, accuracy: $\pm 2ps$


PCB Proof of Concept @2.4Gbps/60MHz

DDMTD PCB is measuring the phase between Rx and Tx recovered clocks from the two CDRs.

The DDMTD error is below 5ps.

TxDData: 1.5ps/degC.

The scope performs the measurement when switching on a clock pattern data.



PCB Proof of Concept @2.4Gbps/60MHz

Now, the phase shifter uses the DDMTD measurement to achieve fixed latency on the VCU118.

The phase stability achieved on **TxData** is 1.1ps RMS. With no temperature dependency.

TxData wander is due to TxPI resolution and accuracy, plus cable asymmetries.

