Generic Concept for a Phase Stable Timing Link

An FPGA Agnostic System for Achieving Picosecond-Level Phase Determinism in Timing Distribution Links for High Energy Physics Experiments

Edoardo Orzes S. Baron, E. Mendes, R. Rusack, Z. Eberle, R. Saradhy, Y. Tousi, E. Frahm, F. Martina, P. Vichoudis

TWEPP24 - 1 October 2024



CERN EP-R&D WP6 / ECFA-DRD7 WP3.b2



RF Cavities RF ~400 MHz Bunch Clock ~40 MHz

CCC







Cascade Timing Link

Problem: Phase drifts occur in the FPGA due to PVT variations and resets



external to the FPGA

- How to compensate for phase drifts occurring in a node (FPGA) of the cascade?

Solution: detect and correct for phase drifts with a phase detector and shifter





Concept for a Generic Phase Compensation System





FPGA DDMTD Vs PCB DDMTD Comparison @160MHz

1. Linearity test:

Compare phase measurements of a DDMTD fully embedded in an FPGA Vs a DDMTD with the front-end in a dedicated PCB.

Oscilloscope is the reference.

1023 phase shifts of 6.1ps covering the full clock period.

2. Temperature test:

Compare the two DDMTDs measurements at a constant phase, varying temperature.



6

FPGA DDMTD Vs PCB DDMTD - Crosstalk @160MHz

Based on the routing, if one DDMTD input clock travels close to an aggressor clock of the same (or multiple) frequency and **the two clocks are in phase or in phase opposition**, **crosstalk** can cause a deterministic edge distortion.



FPGA DDMTD Channels Routing - Crosstalk

Several linearity tests have been done changing the clock input ports and DDMTD placement. Whenever a clock is routed close to another, two phase distortions are observed with T/2 one from the other (on the clock edges).





8

FPGA DDMTD Channels Routing - Crosstalk

Possible solutions (tested):

- Place the DDMTD in a PBlock aiming for a better routing, then check the implementation to see if the two inputs are routed far from other clocks.
- Place the two DDMTD sampler flip-flops on the input ports logic (IOB), to avoid further routing into the FPGA (not possible when using the GT Ref inputs).
- It is not guaranteed that for every implementation it is possible to obtain a routing which avoids non linearities in the FPGA.

Routing clocks at a distance







FPGA DDMTD Vs PCB DDMTD - Temp Stability @160MHz



The symmetric implementation of the PCB DDMTD makes it insensitive to temperature

[SMA Cable: 0.7 ps/(m degC)] Discrete: 0 ps/degC

Symmetrical routing





Phase Shifter ASIC Characterization @160MHz

Step of ~335fs

Range of 20ps

Stability of <0.1ps RMS

Test in climate chamber reported no temperature dependency



Phase Shifter is OK







ADN2817





PCB Proof of Concept Climate Chamber VCU118 Tx TxRef D-FF DDMTD PLL PLL dmtd clk Back End D-FF **RxUsrClk** Rx



*Phase shift is performed by the AMD Phase Interpolator (TxPI) of the transceiver. step: 1.6ps, accuracy: ±2ps





PCB Proof of Concept @2.4Gbps/60MHz

DDMTD PCB is measuring the phase between Rx and Tx recovered clocks from the two CDRs.

The DDMTD error is below 5ps.

TxData: 1.5ps/degC.

The scope performs the measurement when switching on a clock pattern data.







PCB Proof of Concept @2.4Gbps/60MHz

Now, the phase shifter uses the DDMTD measurement to achieve fixed latency on the VCU118.

The phase stability achieved on TxData is 1.1ps RMS. With no temperature dependency.

TxData wander is due to TxPI resolution and accuracy, plus cable asymmetries.







Conclusions

described.

The targeted components show promising performances for phase stability, proving to be suitable for the concept.

Symmetrical routing is required.

A proof of concept test has demonstrated the reliability of the phase drift tracking and compensation technique.

Next step: PCB design and production.



A Mezzanine design for a FPGA-agnostic and phase stable timing link has been



16