

Design and implementation of the timing and synchronization system for JUNO-TAO detector


Jie Zhang on behalf of the JUNO TAO Group
E-mail: zhj@ihep.ac.cn



Introduction to JUNO-TAO

JUNO (Jiangmen Underground Neutrino Observatory), a multiple purpose neutrino experiment

- Neutrino mass hierarchy
- Precision measurement of 3 oscillation parameters
- Supernova neutrino
- Geo-neutrino
- Solar neutrino
- Proton decay
- ...
- $3\%/\sqrt{E}$ energy resolution
- 20k ton LS
- Online in 2025




TAO (Taishan Antineutrino Observatory), a satellite experiment of JUNO

- Measure reactor neutrino w/ sub-percent E resolution
- Short-baseline reactor antineutrino experiment
- Location: 44 m from Taishan NPP core (4.6 GW)
- Online at the beginning of 2025


TAO Motivation

1. Provide reference spectrum for JUNO
 - TAO can help to remove the model dependence by measuring fine structures in neutrino energy spectrum
 - The energy resolution of TAO must equal or better than $3\%/\sqrt{E}$ (now $< 2\%/\sqrt{E}$).
 - Reactor spectral shape precision better than 1% in 2-5 MeV
2. Provide a benchmark spectrum for nuclear database
3. Measuring isotopic neutrino spectrum
4. Reactor monitoring
5. Sterile neutrino



TAO Detector

- -9.6 m underground
- $\sim 10 \text{ m}^2$ SiPM coverage (95%)
- 1.8 m diameter, 2.8 ton GdLS (1 ton for fiducial volume cut)
- Operate at -50°C
- 2000 IBD/day (1000 w/ FV)
- 4500 p.e/MeV



Inner

Gd-LS \Rightarrow acrylic vessel \Rightarrow SiPM & support \Rightarrow LAB buffer \Rightarrow cryogenic vessel \Rightarrow water & HDPE shield \Rightarrow muon veto


Outside

Electronics & TDAQ

- Electronics of central detector (CD)
 - FEB based on discrete components
 - FEC in MicroTCA crate
 - Waveform digitized by ADC (14-bit@250MHz or 16-bit@125MHz)
 - FPGA calculates Q/T, sent to TDAQ
 - WR for clock synchronization




The White Rabbit Project





SiPM (Silicon photomultiplier)

- Tile $50.8 \times 50.8 \text{ mm}^2$, 4024 tiles from HPK
- ~ 8000 channels, charge resolution per channel $\leq 15\%$
- Supported & cooled by copper shell
- Work at -50°C , dark noise $100\text{k} \rightarrow 100 \text{ Hz/mm}^2$
- All QA finished



Clock Redundancy Consideration

- Due to the life limit of fiber optic transceivers, we plan to use a redundant WR clock
- Each uTCA crate has two WR slave nodes
- Clock source selection
 - WR node report the loss of lock
 - DCS get the report, and configure the hardware to switch to the redundant node



Clock Distribution in MicroTCA

Two clock allocation schemes inside the crate


- Port 17
 - Native R9 crate with WR Support
 - MLVDS multi-drop connection

or

- TCLK
 - TCLKB (slot12) \rightarrow MCH (NAT-MCH-PHYS80) \rightarrow TCLKA (slot1-11)





Mini-WR FMC for System-level clock synchronization





Test results

- AMC with mini-WR fixed in slot 12, move AMC receiver



- Receiver is fixed at slot 2, add more adjacent AMC boards



- TCLK scheme has deterministic skew, but more jitter
- Port17 scheme has smaller jitter, but the skew is related to the location and receiver quantity