TITLE:

Ensuring Clock Phase Repeatability by Preventing Loss of the 40.078 MHz Clock in Time-Critical Detectors: A Non-disruptive Clock Switching Approach

ABSTRACT: [up to 100 words]

At LHC phase 2, the CMS detector electronics need a precise clock to discriminate piled-up events. The backend electronics of the barrel electromagnetic calorimeter (ECAL) supplies the high-precision clock to the frontend. However, after a reset in the deserializer, the resulting phase of the recovered clock is not accurately repetitive. Therefore we have studied a case where the system seamlessly switches on-the-fly to a local clock so it keeps running when the link that delivers the clock to the backend, unlocks. This approach prevents the loss of the backend links towards the on-detector electronics ensuring clock phase repeatability.

SUMMARY: [up to 500 words]

In order to achieve the required physics performance [1], the CMS ECAL Barrel (EB), as well as other time critical subsystems at LHC Phase 2, needs to support the distribution of a high-precision clock. Although the current electronics can meet this requirement, the repeatability of the data-recovered-clock phase, after a SERDES reset, may vary up to 15 ps peak-to-peak between each stage in the system. Since the system consists of several stages in series, the total skew between channels, after a reconfiguration, could accumulate to multiple of 15 ps. This can in principle be calibrated with online physics data analysis at the beginning of each acquisition run however it introduces dead time. In addition the system is forced to be reconfigured at the start of a new run because the high speed link, from which they recover the "LHC machine" clock, is getting unlocked.

Therefore, we are proposing a non-disruptive clock switch technique that prevents the loss of the 40.078 MHz clock. The key point of the proposed method is that it avoids upsetting the rest of the system while the TClink [2] which drives the clock to the backend is being unlocked. Instead, the system switches on-the-fly to a local clock until the LHC clock becomes stable. We present the robustness of this scheme by constantly switching between two decoupled clock sources. For that we used two setups: a) The Advanced Processor Final (APxF) board together with the Advanced Timing Hub (ATH) card in order to demonstrate the impact of the scheme on several high speed links. b) The Barrel Calorimeter Processor V1 (BCP-V1) [3] together with the DAQ and Timing Hub P1 (DTH-P1) [4] and a slice of the phase-2 CMS ECAL Barrel Front-End electronics [5,6] (Figure 1) to demonstrate the stability of the future ECAL using the proposed scheme.

In general a random clock switch can cause a glitch which upsets the logic of the FPGA and its high speed links but in our approach we do switch the input of the jitter cleaner [7] which drives the FPGA. We are evaluating whether or not this switch causes an impact to the system or if the PLL of the jitter cleaner is able to filter the glitch. In particular we are presenting: a) The switching of the clock at several points of the system to understand how flexible this scheme can be, b) the behavior of the jitter cleaner at the moment switches (Figure 2), c) how close in frequency the two clocks must be in order to achieve the desired behavior, d) the impact on the system while emulating the rump-up of the LHC clock frequency, e) the bit error rate (BER) on several optical links while we are constantly switching the source of their reference clock (figure 3), and finally f) the impact on the logic of the FPGA as we clock-switch by testing an algorithm.

REFERENCES:

- [1] Section 1.3, last paragraph, https://cds.cern.ch/record/2283187/files/CMS-TDR-015.pdf
- [2] https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10029896
- [3] https://iopscience.iop.org/article/10.1088/1748-0221/17/08/C08005/meta
- [4] https://doi.org/10.22323/1.343.0129
- [5] https://www.osti.gov/biblio/1831999
- [6] https://inspirehep.net/literature/1749984
- [7] https://www.skyworksinc.com/en/Products/Timing/High-Performance-Jitter-Attenuators/Si5395A

ABBREVIATIONS:

CMS Compact Muon Solenoid ECAL Electromagnetic CALorimeter

EB ECAL Barrel

CERN Conseil Européen pour la Recherche Nucléaire

SERDES SERialiser / DESerializer
DTH Dag and Timing Hub

BCP Barrel Calorimeter Processor

LHC Large hadron Collider
PLL Phase-Locked Loop

FPGA Field Programmable Gate Array

FIGURES AND MEDIA:

Jitter cleaner output behavior when its switches its inout clock https://cernbox.cern.ch/index.php/s/dlW5ciaJFiuoHRu




Figure 1: Test setup




Figure 2 : FFT at the moment the jitter clean switches clocks (TCDS <-> local)

© Link 1 Qu U Link 2 Qu U Link 3 Qu U Link 4 Qu U Link 5 Qu U Link 6 Qu Link 7 Qu U Link 8 Qu U Link 9 Qu U Link 10 Qu U Link 10 Qu U Link 11 Qu U Link 12 Qu U Link 13 Qu U Link 13 Qu U Link 14 Qu U Link 15 Qu U Link 15 Qu U Link 16 Qu	uad_121/MGT_X0Y4/TX (xcvul3p_0) uad_121/MGT_X0Y5/TX (xcvul3p_0) uad_121/MGT_X0Y6/TX (xcvul3p_0) uad_121/MGT_X0Y9/TX (xcvul3p_0) uad_122/MGT_X0Y9/TX (xcvul3p_0) uad_122/MGT_X0Y10/TX (xcvul3p_0) uad_122/MGT_X0Y10/TX (xcvul3p_0) uad_123/MGT_X0Y11/TX (xcvul3p_0) uad_123/MGT_X0Y12/TX (xcvul3p_0) uad_123/MGT_X0Y12/TX (xcvul3p_0) uad_123/MGT_X0Y12/TX (xcvul3p_0)	Quad_121/MGT_X0Y4/RX (xcvu13p_0) Quad_121/MGT_X0Y5/RX (xcvu13p_0) Quad_121/MGT_X0Y5/RX (xcvu13p_0) Quad_122/MGT_X0Y5/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y10/RX (xcvu13p_0) Quad_122/MGT_X0Y10/RX (xcvu13p_0) Quad_122/MGT_X0Y11/RX (xcvu13p_0)	10.260 Gbps 10.260 Gbps 10.260 Gbps 10.260 Gbps	2.905E13 2.905E13 2.905E13 2.905E13	0E0 0E0 0E0	3.442E-14 3.442E-14	Reset Reset Reset	TX Pattern PRBS 7-bit PRBS 7-bit	v	RX Pattern PRBS 7-bit PRBS 7-bit
Ungrouped Links (0) Unik Group 0 (48) Link 0 Qu Link 1 Qu Link 2 Qu Link 3 Qu Link 4 Qu Link 5 Qu Link 6 Qu Link 6 Qu Link 7 Qu Link 8 Qu Link 9 Qu Link 11 Qu Link 11 Qu Link 11 Qu Link 11 Qu Link 12 Qu Link 12 Qu Link 13 Qu Link 13 Qu Link 14 Qu Link 15 Qu Link 15 Qu Link 15 Qu Link 16 Qu Link 17 Qu Link 18 Qu Link 19 Qu Link 10 Qu Link 11 Qu Link 11 Qu Link 11 Qu Link 12 Qu Link 13 Qu Link 14 Qu Link 15 Qu Link 15 Qu Link 16 Qu Link 1	uad_121/MGT_X0Y4/TX (xcvul3p_0) uad_121/MGT_X0Y5/TX (xcvul3p_0) uad_121/MGT_X0Y6/TX (xcvul3p_0) uad_121/MGT_X0Y9/TX (xcvul3p_0) uad_122/MGT_X0Y9/TX (xcvul3p_0) uad_122/MGT_X0Y10/TX (xcvul3p_0) uad_122/MGT_X0Y10/TX (xcvul3p_0) uad_123/MGT_X0Y11/TX (xcvul3p_0) uad_123/MGT_X0Y12/TX (xcvul3p_0) uad_123/MGT_X0Y12/TX (xcvul3p_0) uad_123/MGT_X0Y12/TX (xcvul3p_0)	Quad_121/MGT_X0Y4/RX (xcvu13p_0) Quad_121/MGT_X0Y5/RX (xcvu13p_0) Quad_121/MGT_X0Y6/RX (xcvu13p_0) Quad_121/MGT_X0Y7/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0)	10.260 Gbps 10.260 Gbps 10.260 Gbps 10.260 Gbps 10.260 Gbps	2.905E13 2.905E13 2.905E13	0E0 0E0	3.442E-14	Reset Reset	PRBS 7-bit PRBS 7-bit		PRBS 7-bit
Link Group 0 (48) Link 1 Qu Link 2 Qu Link 3 Qu Link 4 Qu Link 6 Qu Link 7 Qu Link 8 Qu Link 9 Qu Link 10 Qu Link 10 Qu Link 10 Qu Link 11 Qu Link 11 Qu Link 13 Qu Link 11 Qu Link 13 Qu Link 13 Qu Link 14 Qu Link 15 Qu Link 15 Qu Link 16 Qu Link 17 Qu Link 10 Qu Link 11 Qu Link 13 Qu Link 14 Qu Link 15 Qu Link 15 Qu Link 15 Qu Link 15 Qu Link 16 Qu Link 16 Qu Link 16 Qu	uad_121/MGT_X0Y5/TX (xcvul3p_0) uad_121/MGT_X0Y6/TX (xcvul3p_0) uad_121/MGT_X0Y6/TX (xcvul3p_0) uad_122/MGT_X0Y8/TX (xcvul3p_0) uad_122/MGT_X0Y9/TX (xcvul3p_0) uad_122/MGT_X0Y1/TX (xcvul3p_0) uad_122/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0)	Quad_121/MGT_X0Y5/RX (xcvu13p_0) Quad_121/MGT_X0Y6/RX (xcvu13p_0) Quad_121/MGT_X0Y7/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y9/RX (xcvu13p_0)	10.260 Gbps 10.260 Gbps 10.260 Gbps 10.260 Gbps	2.905E13 2.905E13	0E0		Reset	PRBS 7-bit		
© Link 0 Qu © Link 1 Qu Unk 2 Qu Unk 3 Qu © Link 4 Qu Unk 6 Qu Link 6 Qu Link 7 Qu Unk 8 Qu Link 9 Qu Link 10 Qu Unk 10 Qu Unk 11 Qu Unk 11 Qu Unk 12 Qu Unk 13 Qu Unk 14 Qu Unk 15 Qu Unk 15 Qu Unk 16 Qu Unk 17 Qu Unk 18 Qu Unk 10 Qu Unk 11 Qu Unk 11 Qu Unk 11 Qu Unk 12 Qu Unk 13 Qu Unk 14 Qu Unk 15 Qu Unk 15 Qu	uad_121/MGT_X0Y5/TX (xcvul3p_0) uad_121/MGT_X0Y6/TX (xcvul3p_0) uad_121/MGT_X0Y6/TX (xcvul3p_0) uad_122/MGT_X0Y8/TX (xcvul3p_0) uad_122/MGT_X0Y9/TX (xcvul3p_0) uad_122/MGT_X0Y1/TX (xcvul3p_0) uad_122/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0)	Quad_121/MGT_X0Y5/RX (xcvu13p_0) Quad_121/MGT_X0Y6/RX (xcvu13p_0) Quad_121/MGT_X0Y7/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y9/RX (xcvu13p_0)	10.260 Gbps 10.260 Gbps 10.260 Gbps 10.260 Gbps	2.905E13 2.905E13	0E0		Reset	PRBS 7-bit		
Unik 1 Qu Unik 2 Qu Unik 3 Qu Unik 4 Qu Unik 5 Qu Unik 5 Qu Unik 6 Qu Unik 7 Qu Unik 7 Qu Unik 9 Qu Unik 10 Qu Unik 11 Qu Unik 11 Qu Unik 12 Qu Unik 12 Qu Unik 13 Qu Unik 14 Qu Unik 15 Qu Unik 15 Qu Unik 16 Qu Unik 16 Qu Unik 17 Qu Unik 17 Qu Unik 18 Qu Unik 16 QU	uad_121/MGT_X0Y5/TX (xcvul3p_0) uad_121/MGT_X0Y6/TX (xcvul3p_0) uad_121/MGT_X0Y6/TX (xcvul3p_0) uad_122/MGT_X0Y8/TX (xcvul3p_0) uad_122/MGT_X0Y9/TX (xcvul3p_0) uad_122/MGT_X0Y1/TX (xcvul3p_0) uad_122/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0) uad_123/MGT_X0Y1/TX (xcvul3p_0)	Quad_121/MGT_X0Y5/RX (xcvu13p_0) Quad_121/MGT_X0Y6/RX (xcvu13p_0) Quad_121/MGT_X0Y7/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y9/RX (xcvu13p_0)	10.260 Gbps 10.260 Gbps 10.260 Gbps 10.260 Gbps	2.905E13 2.905E13	0E0			_	~	
Unk 2 Qu Unk 3 Qu Unk 4 Qu Unk 5 Qu Unk 6 Qu Unk 7 Qu Unk 7 Qu Unk 8 Qu Unk 8 Qu Unk 10 Qu Unk 11 Qu Unk 11 Qu Unk 11 Qu Unk 12 Qu Unk 14 Qu Unk 14 Qu Unk 14 Qu Unk 14 Qu Unk 15 Qu	uad_121/MGT_X0Y6/TX (xcvu13p_0) uad_121/MGT_X0Y7/TX (xcvu13p_0) uad_122/MGT_X0Y8/TX (xcvu13p_0) uad_122/MGT_X0Y9/TX (xcvu13p_0) uad_122/MGT_X0Y9/TX (xcvu13p_0) uad_122/MGT_X0Y10/TX (xcvu13p_0) uad_122/MGT_X0Y11/TX (xcvu13p_0) uad_123/MGT_X0Y12/TX (xcvu13p_0) uad_123/MGT_X0Y13/TX (xcvu13p_0)	Quad_121/MGT_X0Y6/RX (xcvu13p_0) Quad_121/MGT_X0Y7/RX (xcvu13p_0) Quad_122/MGT_X0Y9/RX (xcvu13p_0) Quad_122/MGT_X0Y9/RX (xcvu13p_0) Quad_122/MGT_X0Y9/RX (xcvu13p_0)	10.260 Gbps 10.260 Gbps 10.260 Gbps	2.905E13		3.442E-14	Reset			
Unk 3 Qu Unk 4 QQ Unk 5 Qu Unk 7 Qu Unk 8 Qu Unk 8 Qu Unk 8 Qu Unk 10 Qu Unk 10 Qu Unk 11 Qu Unk 12 Qu Unk 12 Qu Unk 12 Qu Unk 13 Qu Unk 14 Qu Unk 14 Qu Unk 14 Qu Unk 14 Qu Unk 15 Qu	uad_121/MGT_X0Y7/TX (xcvu13p_0) uad_122/MGT_X0Y8/TX (xcvu13p_0) uad_122/MGT_X0Y9/TX (xcvu13p_0) uad_122/MGT_X0Y10/TX (xcvu13p_0) uad_122/MGT_X0Y10/TX (xcvu13p_0) uad_122/MGT_X0Y11/TX (xcvu13p_0) uad_123/MGT_X0Y12/TX (xcvu13p_0) uad_123/MGT_X0Y13/TX (xcvu13p_0)	Quad_121/MGT_X0Y7/RX (xcvu13p_0) Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y9/RX (xcvu13p_0) Quad_122/MGT_X0Y10/RX (xcvu13p_0)	10.260 Gbps 10.260 Gbps					PRBS 7-bit	~	PRBS 7-bit
Unik 4 Qu Unik 5 Qu Unik 6 Qu Unik 7 Qu Unik 8 Qu Unik 9 Qu Unik 10 Qu Unik 10 Qu Unik 10 Qu Unik 11 Qu Unik 12 Qu Unik 13 Qu Unik 14 Qu Unik 15 Qu Unik 15 Qu	uad_122/MGT_X0Y8/TX (xcvu13p_0) uad_122/MGT_X0Y9/TX (xcvu13p_0) uad_122/MGT_X0Y10/TX (xcvu13p_0) uad_122/MGT_X0Y11/TX (xcvu13p_0) uad_122/MGT_X0Y12/TX (xcvu13p_0) uad_123/MGT_X0Y12/TX (xcvu13p_0) uad_123/MGT_X0Y13/TX (xcvu13p_0)	Quad_122/MGT_X0Y8/RX (xcvu13p_0) Quad_122/MGT_X0Y9/RX (xcvu13p_0) Quad_122/MGT_X0Y10/RX (xcvu13p_0)	10.260 Gbps	2.905E13		3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
Unk 5 Qu Unk 6 Qu Unk 6 Qu Unk 7 Qu Unk 8 Qu Unk 9 Qu Unk 10 Qu Unk 11 Qu Unk 11 Qu Unk 11 Qu Unk 12 Qu Unk 13 Qu Unk 14 Qu Unk 15 Qu Unk 15 Qu Unk 16 Qu	uad_122/MGT_X0Y9/TX (xcvu13p_0) uad_122/MGT_X0Y10/TX (xcvu13p_0) uad_122/MGT_X0Y11/TX (xcvu13p_0) uad_123/MGT_X0Y12/TX (xcvu13p_0) uad_123/MGT_X0Y13/TX (xcvu13p_0) uad_123/MGT_X0Y13/TX (xcvu13p_0)	Quad_122/MGT_X0Y9/RX (xcvu13p_0) Quad_122/MGT_X0Y10/RX (xcvu13p_0			0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
Unk 6 Qu Unk 7 Qu Unk 8 Qu Unk 9 Qu Unk 10 Qu Unk 11 Qu Unk 11 Qu Unk 11 Qu Unk 12 Qu Unk 13 Qu Unk 14 Qu Unk 15 Qu Unk 16 Qu	uad_122/MGT_X0Y10/TX (xcvu13p_0) uad_122/MGT_X0Y11/TX (xcvu13p_0) uad_123/MGT_X0Y12/TX (xcvu13p_0) uad_123/MGT_X0Y13/TX (xcvu13p_0)	Quad_122/MGT_X0Y10/RX (xcvu13p_0	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
Unk 7 Qu Unk 8 Qu Unk 9 Qu Unk 10 Qu Unk 11 Qu Unk 12 Qu Unk 12 Qu Unk 14 Qu Unk 14 Qu Unk 14 Qu Unk 14 Qu Unk 15 Qu	uad_122/MGT_X0Y11/TX (xcvu13p_0) uad_123/MGT_X0Y12/TX (xcvu13p_0) uad_123/MGT_X0Y13/TX (xcvu13p_0)			2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
Unk 8 Qu Sunk 9 Qu Unk 10 Qu Unk 11 Qu Unk 12 Qu Unk 12 Qu Unk 13 Qu Unk 14 Qu Unk 14 Qu Unk 14 Qu Unk 15 Qu Unk 16 Qu	uad_123/MGT_X0Y12/TX (xcvu13p_0) uad_123/MGT_X0Y13/TX (xcvu13p_0)	Quad_122/MGT_X0Y11/RX (xcvu13p_0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
© Link 9 Qu © Link 10 Qu © Link 11 Qu © Link 11 Qu Unk 12 Qu Unk 13 Qu © Link 14 Qu © Link 15 Qu © Link 16 Qu	uad_123/MGT_X0Y13/TX (xcvu13p_0)		10.264 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
© Link 10 Qu © Link 11 Qu © Link 12 Qu © Link 13 Qu © Link 14 Qu © Link 15 Qu © Link 16 Qu		Quad_123/MGT_X0Y12/RX (xcvu13p_0)	10.261 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
© Link 11 Qu © Link 12 Qu © Link 13 Qu © Link 14 Qu © Link 15 Qu © Link 16 Qu	and 100 Met VOVI ARY (version of	Quad_123/MGT_X0Y13/RX (xcvu13p_0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
 □ Link 12 □ Link 13 □ Link 14 □ Link 15 □ Link 16 □ Link 16 	au_123/MG1_XUT14/1X (XCVU13P_0)	Quad_123/MGT_X0Y14/RX (xcvu13p_0)	10.264 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
 ○ Link 13 ○ Link 14 ○ Link 15 ○ Link 16 ○ Qu 	ad_123/MGT_X0Y15/TX (xcvu13p_0)	Quad_123/MGT_X0Y15/RX (xcvu13p_0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
% Link 14 Qu % Link 15 Qu % Link 16 Qu	ad_124/MGT_X0Y16/TX (xcvu13p_0)	Quad_124/MGT_X0Y16/RX (xcvu13p_0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
% Link 15 Qu % Link 16 Qu	uad_124/MGT_X0Y17/TX (xcvu13p_0)	Quad_124/MGT_X0Y17/RX (xcvu13p_0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
⊗ Link 16 Qu	ad_124/MGT_X0Y18/TX (xcvu13p_0)	Quad_124/MGT_X0Y18/RX (xcvu13p_0)	10.264 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
	uad_124/MGT_X0Y19/TX (xcvu13p_0)	Quad_124/MGT_X0Y19/RX (xcvu13p_0)	10.256 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
% Link 17 Qu	uad_125/MGT_X0Y20/TX (xcvu13p_0)	Quad_125/MGT_X0Y20/RX (xcvu13p_0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
	uad 125/MGT X0Y21/TX (xcvu13p 0)	Quad 125/MGT X0Y21/RX (xcvu13p 0	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
% Link 18 Qu	and 125/MGT X0Y22/TX (xcvu13p 0)	Quad 125/MGT X0Y22/RX (xcvu13p 0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
⊗ Link 19 Qu	and 125/MGT X0Y23/TX (xcvu13p 0)	Quad 125/MGT X0Y23/RX (xcvu13p_0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
S Link 20 Qu	ad 126/MGT X0Y24/TX (xcvu13p 0)	Quad 126/MGT X0Y24/RX (xcvu13p 0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
% Link 21 Ou	ad 126/MGT X0Y25/TX (xcvu13p 0)	Quad 126/MGT X0Y25/RX (xcvu13p 0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
% Link 22 Ou	ad 126/MGT X0Y26/TX (xcvu13p 0)	Quad 126/MGT X0Y26/RX (xcvu13p 0)	10.260 Gbps	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad 126/MGT X0Y27/RX (xcvu13p 0)		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad 221/MGT X1Y4/RX (xcvu13p 0)		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad 221/MGT X1Y5/RX (xcvu13p 0)		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad 221/MGT X1Y6/RX (xcvu13p_0)		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	-	PRBS 7-bit
		Quad 221/MGT X1Y7/RX (xcvu13p_0)		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	·	PRBS 7-bit
				2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit		PRBS 7-bit
		Quad 222/MGT X1Y9/RX (xcvu13p_0)	-	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	v	PRBS 7-bit
		Quad 222/MGT X1Y10/RX (xcvu13p_0)		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	·	PRBS 7-bit
		Quad 222/MGT X1Y11/RX (xcvu13p_0)	-	2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	·	PRBS 7-bit
		Quad 223/MGT X1Y12/RX (xcvu13p_0)		2.905E13	0E0	3.442E-14	Reset	PRRS 7-bit	v	PRRS 7-bit
		Quad_223/MGT_X1Y12/RX (xcvu13p_0)		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	v	PRBS 7-bit
		Quad_223/MGT_X1Y13/RX (xcvu13p_0 Quad_223/MGT_X1Y14/RX (xcvu13p_0		2.905E13 2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
4-				2.905E13	0E0	3.442E-14			v	
		Quad_223/MGT_X1Y15/RX (xcvu13p_0		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	·	PRBS 7-bit PRBS 7-bit
		Quad_224/MGT_X1Y16/RX (xcvu13p_0		2.905E13	0E0	3.442E-14		PRBS 7-bit	v	PRBS 7-bit
		Quad_224/MGT_X1Y17/RX (xcvu13p_0					Reset	J	_	
		Quad_224/MGT_X1Y18/RX (xcvu13p_0		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad_224/MGT_X1Y19/RX (xcvu13p_0		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad_225/MGT_X1Y20/RX (xcvu13p_0		2.905E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad_225/MGT_X1Y21/RX (xcvu13p_0		2.906E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad_225/MGT_X1Y22/RX (xcvu13p_0)		2.906E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad_225/MGT_X1Y23/RX (xcvu13p_0		2.906E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
		Quad_226/MGT_X1Y24/RX (xcvu13p_0)		2.906E13	0E0	3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit
	uad_226/MGT_X1Y25/TX (xcvu13p_0)	Quad 226/MGT X1Y25/RX (xcvu13p 0)						1		
% Link 46 Qu % Link 47 Qu		Quad 226/MGT X1Y26/RX (xcvu13p 0)	-	2.906E13 2.906E13	0E0	3.442E-14 3.442E-14	Reset	PRBS 7-bit	~	PRBS 7-bit PRBS 7-bit

Figure 3 : APxF link BERs while switching LHC to local clocks