

### Redefining electronic boundaries with 3D integration and advanced packaging

**Perceval Coudrain** *CEA-Leti, Univ. Grenoble Alpes, France* 





# Outline

• Going vertical ?

- **3D integration toolbox**
- Fields benefiting from 3D architectures
  - A few words about fan-out wafer level packaging





# **Going vertical ?**

Electronics for Particle Physics (TWEPP 2024), Glasgow, September 30th to October 4th 2024

### Not really a new idea !



#### Three-Dimensional IC Trends

#### YOICHI AKASAKA

Invited Paper

VLSI will be reaching to the limit of minimization in the 1990s, and after that, further increase of packing density or functions might depend on the vertical integration technology.

Three-dimensional (3-D) integration is expected to provide several advantages, such as 1) parallel processing, 2) high-speed operation, 3) high packing density, and 4) multifunctional operation. Basic technologies of 3-D IC are to fabricate SOI layers and to stack them monolithically. Crystallinity of the recrystallized layer in SOI has increasingly become better, and very recently crystalaxis controlled, defect-free single-crystal area has been obtained in chip size level by laser recystallization technology. Some basic functional medels showing the concept or image of

a future 3-D IC were fabricated in two or three stacked active lay-

Some other proposals of subsystems in the application of 3-D structure, and the technical issues for realizing practical 3-D IC, i.e., the technology for fabricating high-quality SOI crystal on complicated surface topology, crosstalk of the signals between the stacked layers, total power consumption and cooling of the chip, will also be discussed in this paper.

#### INTRODUCTION

The ultimate IC structure of the future is thought to consist of stacked active IC layers sandwiched by insulating materials.

Various devices or circuit functions, such as photosensors, logic circuits, memories, and CPUs, will be arranged in each active layer and, as a result, a remarkable improvement in packing density and functional performance will be realized.

In 1979, it was reported that polysilicon deposited on insulator can be melted and recrystallized by laser irradiation [1] and that the crystal perfection of the layer can be adequate to allow the fabrication of devices.

The quality of the recrystallized layer can be characterized by carrier mobility. As shown in Fig. 1, the electron mobility reported so far has increased year by year and has attained a value comparable to bulk crystals. This improvement was a trigger for starting research and development of 3-D ICs.

A partial 3-D structure has already been tried for a dynamic memory (DRAM) cell [2], [3]. For high-density RAMs,

Manuscript received January 23, 1986; revised August 8, 1986. The author is with the LSI R & D Laboratory, Mitsubishi Electric Corporation, 41, Mizuhara, Itami, Japan.

0018-9219/86/1200-1703501.00 © 1986 IEEE



Fig. 1. Progress of surface carrier mobility of MOSFET fabricated on 5OI layer. O-CW laser; □-electron beam; △carbon strip heater.

such as the 4-Mbit DRAM, the area of the memory cell capacitor is limited, so in order to increase the cell capacitance, a 3-D structure, i.e., a trench cell or a stacked capacitor cell, has been tried. This partial 3-D structure will be used in 2-D VLSIs within a few years.

To achieve a breakthrough in the packing density of advanced VLSIs, it is reasonable to consider a 3-D structure, containing either partially or completely stacked active layers. Fig. 2 shows a forecast of the development of 3-D ICs schematically, as 3-D technology progresses. This figure was obtained from the 3-D IC Research Committee of the 3-D



Fig. 2. Forecast of progress of 3-D technology

#### Y. Akasaka, Proceedings of the IEEE, Vol. 74, NO. 12, Dec. 1986





#### **Akasaka expected 3D IC** production around 2000...

cea







7-level stacked "Nanosheet" gate all around transistor, CEA-Leti 2020



Cerebras WSE-2, 2.6 Trillion transistors, 7nm TSMC © Elizaveta Elesina / Cerebras

## Moore's law puts pressure on interconnects

### **Consequences of miniaturization**

Dramatic R.C product increase  $\rightarrow$  interconnect delay

#### Countermeasures to reduce R.C

Switch from AI to Cu & low-k dielectrics, air gaps



CMOS node	130 nm	32 nm
Interco. layers	6	9
M1 min. pitch	350 nm	112,5 nm
M4 min. pitch	756 nm	168,8 nm
M6 min. pitch	1204 nm	337 nm

Circuit cross section

Back end of line design rules (Intel)



#### R.C delay has become a major performance issue

### New paradigms are needed

#### Interconnects Bottleneck

Circuit frequencies limited Limited bandwidth between chips

### Scaling becomes costly

High manufacturing cost, low yield with large die High development cost: masks, IP porting, verif...

#### Heterogeneous architectures needed

More processing: AI, perception accelerators... More data to handle: memory capacity, fusion... More modularity, scalability & sustainability







Cost of advanced designs (IBS, July 2022)

### How to reach them ?

### **3D benefits for advanced systems**

- Best of all trends: Moore + more than Moore
   System on Chip performance + System in Package diversity
- High-performance interconnections

Low R, L, C + massively parallel vertical processing

Modern answers to design needs

Partitioning, IP reuse, scalability & density, hetterogeneity





P. Coudrain, Topical Workshop on Electronics for Particle Physics (TWEPP 2024 ), Glasgow, September 30th to October 4th 2024





# **3D integration toolbox**

2.

### **Morphology of a 3D circuit**



### <u>Thin</u> stacked layers

Layer 1 (# bottom die) / (...) / Layer N (# top die)

### Layer-to-layer vertical interconnects

Miniaturization trend: pillars, hybrid bonding ...

### Intra-layer vertical interconnects

Communication between frontside and backside of each layers Through silicon Vias (TSV)

### Intra-layer in-plane interconnects (2D)

ReDistribution Layers (RDL)



### **Assembly configurations**



### **Die to die**



Known Good Dies  $\rightarrow$  yield Heterogeneous integration Flexible design



- Low assembly throughput Low alignment accuracy
- Very high cost

#### **Pure packaging** operation

### Wafer to wafer



Collective process High assembly throughput High alignment accuracy

Yield loss

Strong design limitation

#### **Mass production** for image sensors and memories

### **Die to wafer**





- Known Good Dies → yield Heterogeneous integration Flexible design

- Low assembly throughput
  - Low alignment accuracy

#### **Breakthrough** processes needed



### Wafer bonding techniques

#### Why & how ? •

Thin wafer processing ( $<300\mu m$ ) Wafer-to-wafer 3D stacking Temporary <u>or</u> permanent bonding



50 µm thin silicon wafer

Thin wafer processing on carrier

### A wide range of processes

Each with own strengths and weaknesses





Scanning acoustic microscopy



\* mostly used processes for 3D-IC purpose



### **Direct bonding process**

#### **Bonding without added material**

Based on attraction of very smooth surfaces Flatness & cleanliness at all scales  $\rightarrow$  planarisation

### SiO<sub>2</sub>/SiO<sub>2</sub> bonding

Required roughness < 0,65nm rms <sup>[1]</sup> Van der Waals interaction at T<sub>amb</sub> Covalent bonds formed after annealing

#### Cu/Cu bonding

Required roughness < 0,5nm rms<sup>[2]</sup>

Cu recrystallization during annealing > 200°C<sup>[3]</sup>





Bonding wave: glass to Si & Si to Si bonding



SiO<sub>2</sub>/SiO<sub>2</sub> interface after annealing



Cu/Cu interface before/after annealing

<sup>&</sup>lt;sup>[1]</sup> F. Rieutord, et al. *ECS Trans.,* vol. 3, no. 6, pp. 205–215, 2006

<sup>&</sup>lt;sup>[2]</sup> H. Moriceau, *Microelectronics Reliability*, vol. 52, no. 2, pp. 331–341, 2012

<sup>&</sup>lt;sup>[3]</sup> L. Di Cioccio, et al., *J. Electrochem. Soc.,* vol. 158, no. 6, pp. P81–P86, 2011



### **"TSV last" low density process**

#### **Done** <u>after</u> full CMOS process <sup>[4]</sup> •

Wafer bonding on carrier & low temp. process AR (= height/diameter) increased over time Keep out zone + alignment  $\rightarrow$  area penalty

#### **Industrially mature since 2008**

CMOS image sensors WD6 2.49µm 1.54µm 61.7µm 75.3µm . 50K 6.67.m TSV contact on Metal1 layer AR 1,2 after passivation AR 2 after passivation AR 2,5 after RDL AR 3,7

Base wafer

<sup>[4]</sup> D. Henry et al., Electronic Components and Technology Conference, 2008





Base wafer



Cez

### **"TSV middle" process**

### Done during CMOS process <sup>[5]</sup>

Aspect ratio usually > 10, Diameter 2-15 µm TSV etched & filled with Cu prior to BEOL process TSV revealed on backside after Si thinning Reduced keep out zone vs. TSV last

### Industrially mature since 2013

FPGA (Xilinx), DRAM stacks



TSV Middle after CMP



TSV co-integrated with microring resonators





TSV structure





<sup>[5]</sup> P. Coudrain et al., EPTC 2012

## "High density TSV" (HD-TSV) process flow

### • Done <u>after</u> circuit processing <sup>[6]</sup>

Diameter typically <  $2\mu m$  & height <15  $\mu m$ Ultra-uniform Si thinning (TTV <  $1\mu m$ )  $\rightarrow$  direct bonding

### R&D activity

Power delivery network (PDN), SPAD arrays







1x10 µm







0.5x3 µm

### **Layer-to-layer 3D interconnects**







### **Solder-based interconnects for flip-chip**

#### Solder material choice linked to temperature

SnPb (183°C), SnAg (221°C), (...) In (152°C)

#### Interconnects processing

Paste printing, ball serigraphy for large geometries Semi-additive process (ECD) for reduced pitch Polymer underfill systematically added in free space



200µm diameter SnAgCu Paste printing



70µm diameter Cu/SnAg ECD



10µm diameter Cu/SnAg Pillars ECD







Semi-additive process







2-layer stack on BGA: 10µm Pillars between top and bottom and 70µm bumps between bottom and BGA <sup>[7]</sup>

### • Well mature technique, but limited in density

<sup>[7]</sup> P. Coudrain et al., ECTC 2019



## Direct hybrid bonding process: a hot topic !

### Mix SiO<sub>2</sub>/SiO<sub>2</sub> & Cu/Cu bonding

Precautious chemical mechanical polishing Specific design rules to control dishing in Cu

### Unprecedented interconnect pitch

1  $\mu$ m pitch demonstrated in 2017 <sup>[9]</sup>, 0.4  $\mu$ m in 2024 Precision alignment is key: 50nm expected in 2025



 Wy
 mag
 it
 mode
 0 ym
 0

 CCu
 SiO2
 Cu





<sup>[9]</sup> J. Jourdon et al., IEDM 2018



# Electromigration performance vs. pitch reduction







7.2 µm pitch

µm pilch

3.4 µm pitch

oitch





With pitch reduction, EM defect moves from BEOL to hybrid bonding levels, but **Extrapolated lifetimes are not** affected at use conditions <sup>[10,11]</sup>

### **Susceptibility to Cu diffusion ?**



 No diffusion identified, thanks to the presence of 3 nm Cu<sub>2</sub>O layer barrier, stable with time and temperature

<sup>[16]</sup> Ayoub et al., IRPS 2022 <sup>[17]</sup> Ayoub et al., Micro rel. 2023





## Hybrid bonding with Cu/SiCN (imec)

### Hybrid surface Cu/SiCN<sup>[13]</sup>

Annealing down to 250°C with SiCN Cu protrusion on top wafer Cu recess on bottom wafer

### **Dissymmetrical pad sizes**



Top wafer Top wafer **BEOL** Layers BEOL Layers BEOL Layers SICN BEOL Layers--BEOL-Layers -BEOL Layers-Bottom wafer Bottom wafer Bottom wafer

Top wafer

Process flow for SiCN hybrid bonding

P. Coudrain, Topical Workshop on Electronics for Particle Physics (TWEPP 2024), Glasgow, September 30th to October 4th 2024

### **Non Cu-based bonding**

### • Ti/Ti hybrid bonding <sup>[18]</sup>

 $3x3 \ \mu m^2$  pad, 7  $\mu m$  pitch with sub- $\mu m$  alignment Reliability & RF characterisations up to 40 GHz



<sup>[19]</sup> P. Renaud et al., ECTC 2024 <sup>[20]</sup> J. Charbonnier, ESTC 2024





Interface after thermal storage (top) and thermal cycling (bottom)



### Nb/Nb bonding <sup>[19-20]</sup>

Superconducting interconnects 3x3 µm<sup>2</sup> pad, 7 µm pitch with sub-µm alignment







### **Die-to-wafer hybrid bonding challenges**

#### • Known Good Die strategy <sup>[21-22]</sup>

Probing marks to make compatible with bonding

### Pitch reduction trend <sup>[23]</sup>

Alignment precision is the key to success Multi-pitch for design flexibility, reduced interdie-space







Alignment precision for 5µm pitch

### 500nm D-T-W alignment precision is expected in 2024-25

3 x 3 mm<sup>2</sup> post thinning

leti

leti

Die-to-wafer integration with 40µm inter-die spacing [24]

3 x 3 mm<sup>2</sup>

[21] E. Bourjot et al., 3DIC 2019
 [22] E. Bourjot et al., ECTC 2021

pileup

hollow

Probing marks

[23] E. Bourjot et al., ESTC 2022
 [24] P. Metzger et al., Minapad 2022

P. Coudrain, Topical Workshop on Electronics for Particle Physics (TWEPP 2024 ), Glasgow, September 30th to October 4th 2024

## Self-assembly approach for hybrid bonding

#### Capillary-assisted process [25-27]

Drop of water between chip and substrate Liquid capillary tension minimizes surface energy Water confinement controls alignment accuracy





### Self-assembly performance <sup>[28]</sup>

#### Electrical performance

Daisy chains up to 50 000 connexions with resistance similar to standard die-to-wafer hybrid bonding

Alignement performance

Better ultimate alignment is achieved with selfassembly



Self aligned daisy chains

#### **Standard bonding Self-assembly bonding** 5 5 4 Y-axis misalignment (μm) Y-axis misalignment (µm) -1 -2 -3 -4 -5 -5 -4 -3 -2 -1 0 1 2 3 -3 -2 -1 0 1 2 3 4 5 -5 -4 4 5 X-axis misalignment (µm) X-axis misalignment (µm) **Cumulative Percentage** 30% 76% 96% **Cumulative Percentage** 30% 25% 2.5% 20% 22% 20% 15% 15% 10% 10% 5% 5% 000 Misalignment (nm) Misalignment (nm)





# **3. Fields benefiting** from 3D architectures

(a few)

## **Benefits of 3D Integration for image sensors**

### Dimensions

Reduced form factor (x,y,z) Abuttable sensors for RX & IR sensing

### New architectures!

Parallel pixel processing Layers functionalization & optimization



#### Mitsubishi<sup>[29]</sup>



<sup>[4]</sup> D. Henry et al., Electronic Components & Technology Conference, 2008



<sup>[30]</sup> H. Kurino et al., IEDM, 1987 <sup>[31]</sup> T. Tanaka et al., IEDM, 2007

<sup>[29]</sup> T. Nishimura et al., IEDM, 1987

P. Coudrain, Topical Workshop on Electronics for Particle Physics (TWEPP 2024 ), Glasgow, September 30th to October 4th 2024

# 3D image sensor integrated by µbumping

 CMOS image sensor with image signal processor (ISP) <sup>[32]</sup>

Compactness & energy efficiency improvement

### • 3D technology features

1.4μm pixel CIS with TSV last integrationISP with Fan-In RDL & μbumpsISP bumping on CIS backside



	CMOS	BEOL	I/O count	Dimensions
Image sensor	130 nm	3ML + AP	80	5.0x4.4 mm <sup>2</sup>
Coprocessor	65 nm	7ML + AP	164	3.4x3.5 mm <sup>2</sup>



cea



CIS backside without & with ISP stacking



#### Post-balling overview

### **Medipix hybrid pixel detectors**

#### • Abuttable detector on ROIC

Abuttable sensors assembly with no dead zone TSV last integration, 100 TSV per chip  $^{[33]}$  Height 120  $\mu m$ , diameter 60  $\mu m$ 











LHCb Vertex Locator





TSV & backside SEM views

30



cea



## **3-layer CIS (2017)**

Intermediate DRAM layer <sup>[36]</sup>



#### <sup>[34]</sup> Sony ISX014 1/4 Inch 8 MP. 1.12 µm Pixel Size Exmor RS Stacked Back Illuminated CIS Imager Process Review

<sup>[35]</sup> Y. Kagawa et al., IEDM, 2016 <sup>[36]</sup> H. Tsugawa et al., IEDM, 2017

**2-layer CIS (2013)** 

Oxide bonding <sup>[34]</sup> followed by hybrid bonding <sup>[35]</sup>



wafer!



### 

### **Smart imager developments**

From imagers to vision sensors

Edge-AI applications for autonomous vehicle

### • 3-layer scheme [37]

Pixel array / Readout IC / AI & memory layer 2 hybrid bonding with 1x10µm HD-TSV



1x10µm TSV (2µm pitch),  $R_{TSV} = 500m\Omega$ Misalignment HB2: max. 1 µm (avg 200 nm) Misalignment HB1: max. 350 nm (avg 100 nm)

<sup>[37]</sup> J. J. Suarez Berru et al., ECTC 2023 <sup>[38]</sup> S. Nicolas et al., ECTC 2024



Autonomous vehicle functions







HBM

HBM

M7

Electrical characterization of hybrid bonding/HD TSV transitions

## 2-layer stacked 4T pixels CMOS Image Sensors

• Pixel split for full well increase [39]

BSI pinned photodiode + transfer gate on layer 1 RST, source follower & read transistors on layer 2

### Sequential integration mandatory

Misalignment between layer << 1 µm Mono. Si transfer + low temp. CMOS process



2-layer pixel schematics based on 3D sequential integration



Monocristalline Si layer transfer [1]





Deep photodiodes, oxide-based full trench isolation (FTI), 1µm dual photodiodes [40]

## Sequential 3D combined with hybrid bonding



#### **Increased diode area**

44% for 1.4µm pitch

**Smart pixel** Adaptation, calibration Pre-processing





- Sequential CMOS process
- Low temperature top level
- Nm-scale alignment between gate levels
- Applicable to heterogeneous and CMOS 3D

# Opportunity for pixel partitioning with pitch in the µm range and distributive computing for high efficiency [41]

cea

### **3D integration for SPAD sensors**

### Separating detection & readout <sup>[42]</sup>

Layer optimization: CIS (90nm) & CMOS (22nm) Better sensitivity, high FF, low DCR, functionality

### 3D technology largely evolved

Bridges <sup>[43]</sup>, oxide bonding with metal vias <sup>[44]</sup> Bumping, hybrid bonding <sup>[45]</sup>



32 × 32 array "bridge-bonded" APD/CMOS [40]



3D Geiger-Mode APD with Two SOI Timing Circuit Layers [3]

<sup>[44</sup> B. Aull et al., ISSCC 2006 <sup>[45]</sup> K. Ito et al., IEDM 2020 **35** 

Micro lens

Avalanche

region

Cu-Cu

bondina

BSI 10 µm SPAD pixel with FTI

& Cu-Cu bonding <sup>[43]</sup>

Si 7µm

**Buried Metal** 

FTI

Metal Reflector

<sup>[42]</sup> E. Charbon, C. Bruschini & M.-J. Lee, ICECS 2018
 <sup>[43]</sup> B. Aull et al., Lincol Lab J.; Vol 13, no. 2, pp. 335-350, 2002

cea

### **Chiplet approach: Heterogenous IC design**

#### Interposer & chiplets

Interconnects performance → R.C delay Exceeding latency & bandwidth limits Cost/form factor advantages

- Appropriate partitioning
- Heterogeneous IC design

Optimized technology for each function specialization by app.: CPU, GPU, AI (...) Standardization (coming soon, hopefully)



The end of "all for the SoC" paradigm (image from DARPA)





## **Trendy application fields for interposers**

#### Active interposers

Interconnect performance, power management, network on chip...





- Chiplets 28nm FDSOI 6x22mm<sup>2</sup>
- Interposer 65nm 200mm<sup>2</sup>

INTACT active interposer [46]

• Photonic interposers [47]

Reduced on-chip latencies & energy consumption, increased bandwidth





TSV mid ( $12x100\mu$ m) cointegraton with  $\mu$ -ring resonators after Metal 1



Silicon Photonic Interposer with 4 chiplets and 6 electro-optical drivers in 28nm FD-SOI

# Quantum interposers <sup>[48]</sup>

Superconducting routing





[46] P. Coudrain et al., ECTC 2019
 [47] D. Saint-Patrice, ECTC 2023

<sup>[48]</sup> C. Thomas et al., Materials for Quantum Technology, 2, 3, 035001, (2022)

P. Coudrain, Topical Workshop on Electronics for Particle Physics (TWEPP 2024 ), Glasgow, September 30th to October 4th 2024





# A few words about fan-out wafer level packaging (FOWLP)

P. Coudrain, Topical Workshop on Electronics for Particle Physics (TWEPP 2024 ), Glasgow, September 30<sup>th</sup> to October 4<sup>th</sup> 2024

3.

## The idea behind fan-Out wafer-level packaging





- Blossoming of interconnections beyond the chip physical footprint
- Collective process, without intermediate substrate such as BGA or QFN
- Based on a wafer reconstruction approach (ex. eWLB<sup>[49]</sup>)



<u>cea</u>

<sup>[49]</sup> M. Brunnbauer et al., "Embedded Wafer Level Ball Grid Array (EWLB)", International Electronics Manufacturing Technology Conference, 2008

### **FOWLP process in a nutshell**





# **FOWLP high frequency applications examples**

### • 77 GHz automotive radars <sup>[50]</sup>

Chip surface no longer defined by that of I/O pads, as connections are extended outside the chip



SiGe mixer die (550 x 550 x 100 µm<sup>3</sup>)



 $(2.5 \times 1.5 \text{ mm}^2)$ 



Раскаде	G (aB)	$NF_{SSB}(aB)$
On Wafer	21.4	11.7
Package P11	18.7	16.8

SiP on characterization board

### • 5G Front-End modules [51]

GaAs LNA & GaN HPA co-integration within package. Thermal dissipation from backside cavity



### Through mold interconnects for 3D FOWLP<sup>[52]</sup>

<sup>[49]</sup> A. Plihon et al., ECTC 2021

### **Take-home messages**

- Advanced packaging has become a driver of innovation in electronics, System-in-Package becomes the norm
   3D approaches able to answer design needs
   Image sensors played pioneering role in the advent of adv. packaging
- It is now conceivable that any heterogeneous architecture can be realized in one way or another, but...

Cost-performance trade-off, timely development Standardization & efficiency, ecological impact  $\rightarrow$  still very much in the spotlight

 Designers are often not fully aware of the toolbox available → come & discuss!



Chiplets on photonic interposer



Superconducting Nb/Nb bonding for quantum interposers



Double hybrid bonding scheme associated to high density TSV





## **Thanks for your attention**

**CEA-Leti, Grenoble, France cea-leti.com** perceval.coudrain@cea.fr

