Deep Learning-Based Data Processing in Large-Sized Telescopes of the Cherenkov Telescope Array Observatory: FPGA Implementation and Comparison with GPUs

Carlos Abellan Beteta¹, Iaroslava Bezshyiko¹, Nicola Serra¹

for LST Collaboration

University of Zurich
 CTAO
 University of Zurich^{UZH}

Universität Zürich^{uz}

^{at} Cherenkov Telescope Array Observatory (CTAO) CTAO

- 5–10 times better sensitivity w.r.t. current generation
- 4 orders of magnitude of energy coverage: 20 GeV to 300 TeV
- Improved angular and energy resolution
- Two arrays (North/South)



Imaging atmospheric Cherenkov telescope **CTAO**



Universität

Zürich^{∪zH}



The Large-Sized Telescope

At the Observatorio Roque del los Muchachos two types of telescopes:

 4 Large-Sized Telescopes (LSTs)
 9 Medium-Sized Telescopes (MSTs)



LST-1 first telescope at north site:

- Telescope inaugurated in 2018

Gamma even

- Fully takes data since November 2019 **IST-2, LST-3, and LST-4: under construction**

Future upgrades: LST Advanced SiPM Camera

- Improve duty cycle, robustness, stability using SiPMs - Increase image granularity for better image feature extraction

- Fully digital readout for better upgradability and use of artificial intelligence at earliest stage of the readout chain

Annual Meeting of the Swiss Physics Society, 12.09.2024

_ST PMT camera (0.1°)

CTAO

Simplified camera architecture

Universität

Zürich





Deep Learning Inference on FPGA CTAO

ADVANTAGES	Predictable low latency and high throughput FPGAs give low latency for real- time applications, bypassing CPU	Low power consumption FPGAs allow to modify the hardware architecture to adjust power consumption. They parts of a chip can be used without involving the entire chip to reduce power consumption	Massively parallel data processing, customer data precision and data paths allows programming power to scale as much as needed.
DISADVANTAGES	Sophisticated programming FPGAs require specific engineering expertise to map custom circuits and the architecture of the hardware.	High initial cost This one follows from the previous disadvantage, because greater expertise results in higher cost per unit.	Complication with the code Most code samples won't easily migrate between GPUs and FPGAs.



Deep Learning on FPGA

CTAO

- Deep learning models are trained on PCs with GPUs
- $\circ~$ To maximize throughput and minimize latency for inference, it is advantageous to

implement deep learning models in FPGAs for triggering.

- \circ One way write VHDL code
- Simpler way use deep learning compilers for FPGA.



We study possibilities and performances of both packages for implementing trigger DNN for LST Advanced Camera.







- User-friendly tool for the automatic build and optimization of DL models for FPGAs

- Reads as input models that have been trained with standard DL libraries

- Uses various high-level syntesis compilers as backend, depending on requirements.

- No loading weights from external sources (e.g. DDR, PCIe).
- Much faster access times (on-chip weights).
- HIs4ml was originally developed to process extremely high data rates at the (HL-)LHC
- Therefore, **support** for the **Xilinx** boards, commonly used in the ATLAS and CMS experiments, is much **more advanced** at the moment.
- HIs4ml support for Altera® devices is being implemented by Fermilab.

high level synthesis for machine learning





Models



The final goal:

to port the deep convolutional neural networks (CNNs) for LST triggering created using a dedicated framework for IACT event reconstruction and data management of deeplearning-based image and waveform analysis techniques for IACT data.

Details about the model

CNN-based models on calibrated waveforms for the Large-Sized Telescope prototype of the Cherenkov Telescope Array

TensorFlow (Keras) trained models with a CNN block, a few dense layers and a softmax activation layer.Our studies:The size and number of CNN blocks vary in order to find an optimal compromise between throughput and physics performance.

Benchmark models for evaluation:

- ~ 6M parameters
- ~ 200k parameters
- ~ 50k parameters
- ~ 2k parameters

For the initial studies with hls4ml, a simple model with 3 hidden layers of 64, then 32, then 32 neurons was also used. Each layer use relu activation. One output layer with 5 neurons, finish with softmax activation.





- hls4ml was originally developed by/for Xilinx users.

Inputs:

- The majority of hls4ml users use Xilinx
 - Support for Altera® has been implemented, but may not be fully mature yet
- All examples/documentation are intended for the Xilinx backend, it takes time to find the right configuration.
- A simple model was successfully executed with Quartus® (=Altera® backend).
- hls4ml uses the Intel® HLS compiler to convert the code to RTL and create a testbench.

Managed to run the Quartus® compilation on the RTL files created by hIs4ml with Intel® HLS Compiler backend for the simple DNN model. As results achieved to get QoR like fmax and resource utilisation

Reports Summary Views Th	roughput Analysis 🔻	Area Analysis 🔻						E 6 0	
Summary Content	Summary						r	myproject.cpp v	×
Compile Info	Compile Info						^	1 #include "myproject.h" 2 #include "marameters.h"	
Functions Clock Frequency Summary	Project Name		/myproject-fpga				11	3 // his-fpga-machine-learning insert weights 5 micriculus "weights / 2 h"	
- Quartus Estimated Resource Utilization Summary	Target Family, Device		Arria10, 10AX115U1F4	511SG				6 #include "weights/b2.h" 7 #include "weights/u5.h"	
HLS Estimated Resource Utilization Summary Warnings Summary	i++ Version		23.4.0 Build 31.1					8 #include "weights/b5.h" 9 #include "weights/w8.h" 9 #include "weights/w8.h"	
	Quartus Version		23.4.0 Build 79 Pro					10 #Include "weights/01.h" 12 #include "weights/01.h"	
	Command	i	i++ -v -march=Arria10 - myproject.cpp -o mypro	time quartus-hlssynt oject-fpga	t.log myproject_	test.cpp firmware/	Ш	13 14 * /* 15 * Intel HLS requires that all 'stream' types are: 16 * (1) Passed by reference to the top-level entity or	
	Reports Generated At	rted At Tue Mar 5 16:01:40 20		:01:40 2024		17 * (2) Declared as global variables, outside of the main function * Therefore, layer inputs/output (connections betweenn individual layers) are declared here	 * (2) Declared as global variables, outside of the main function * Therefore, layer inputs/output (connections betweenn individual layers) are declared here 		
	Functions						28 (// hls-fpga-machine-learning insert inter-task streams 21 average of the stream	27 // hs-fpga-machine-learning insert inter-task streams 21 effectef THITELEDEA COMPTLER 22 effectef THITELEDEA COMPTLER 23 effectef THITELEDEA COMPTLER 24 effectef THITELEDEA COMPTLER 25 effectef THITELEDEA COMPTLER 26 effectef THITELEDEA COMPTLER 27 effectef THITELEDEA COMPTLER 28 effectef THITELEDEA COMPTLER 29 effectef THITELEDEA COMPTLER 20 effectef THITELEDEA COMPTLER 20 effectef THITELEDEA COMPTLER 20 effectef THITELEDEA COMPTLER 20 effectef THITELEDEA COMPTLER 21 effectef THITELEDEA COMPTLER 22 effectef THITELEDEA COMPTLER 23 effectef THITELEDEA COMPTLER 24 effectef THITELEDEA COMPTLER 25 effectef THITELEDEA COMPTLER 26 effectef THITELEDEA COMPTLER 27 effectef THITELEDEA COMPTLER 28 effectef THITELEDEA COMPTLER 29 effectef THITELEDEA COMPTLER 29 effectef THITELEDEA COMPTLER 29 effectef THITELEDEA COMPTLER 20	
	Name	So	urce Location	User-Defined Fun	nction Name	Target Frequency (MHz)	Ш	22 · f ¹ to more	
	myproject(input_data)	my	project.cpp:50	myproject(input_da	ata)	200.00		27 - Top-level function takes a struct containing an array as function argument 28 - Returns a struct containing an array - the prediction	
	Clock Frequency Summary						29 0 stream: Top-level function is 'void' - no return value - Top-level function is 'void' - no return value Instead, both the input and output are passed by reference This is due the HS Streaming Interface: stream cannot be croined ((2) 10_Stream: - Top-level function is 'void' - no return value - Instead, both the input and output are passed by reference - This is due the MLS Streamin Conterfaces: tracam cannot be cooled (implicitly delated conv.) 	
		Quartus Fitter: Clock Frequ (MHz)	ency Compile Tarj (MHz)	get Frequency	Compile Est (MHz)	imated Frequency		constructor) 3 * This distinction is handled in quartus_writer.py 34 */ 55 • output_data myproject(
	Clock 1x	TBD(7)	200.00		200.00			36 input_data inputs 37 °) (
	Quartus Estimated Resourc	e Utilization Summary						20 Person initiation interval, concurrency and frequency for HLS synthesis are defined here 40 // hls-fpga-machine-learning insert cpragmas 41 hls_mac_concurrency(0)	
¢ >		Source					~	42 hls_component_ii(1) 43 hls_scheduler_target_fmax_mhz(200)	
Bottlenecks	Details								×

(200MHz on Intel® Arria® 10 PAC)



- The Intel® High Level Synthesis (**HLS**) **compiler** is said to be **deprecated** in favour of the Intel® oneAPI IP Authoring Flow.
- For this reason, **hls4ml** has **stopped** the development for the Altera® (= **Intel® HLS Compiler**) backend and **started** to work on the **implementation** of the new Intel Intel® **oneAPI** backend.
- CNN support wasn't fully implemented in hls4ml with the Intel® HLS Compiler backend.
- The Intel® **oneAPI** backend **isn't** yet **available** for public use.
- Altera® took an interest in the hls4ml project and made its experts available to help with the development of Intel® oneAPI support.
- The hls4ml developers have recently informed us that some support for CNN with Intel® oneAPI backend has been implemented (not yet publicly available)
- Last month Altera informed us that work has begun on hardware validation of the HLS4ML/oneAPI flow. 3-4 weeks are tentatively planned for hardware verification
- We expect to be able to test our models using hls4ml with the Intel® **oneAPI** backend in **September**.



Intel[®] FPGA AI Suite





Model(Software) Evaluation CPU: x86 or ARM Trained AI Model OpenVINO[®] **OpenVINO** Inference intel. C Engine **FPGA** Model TensorFlow Caffe () PyTorch mxnet AI Suite Keras 🕼 ONNX rchitectur Optimize & rime ecify EPG ources - LE DSP. RAM Hardware Implementation 0 NIVned

Architecture is adaptable to support new or evolving networks



The FPGA AI Suite is a powerful toolset provided (= supported) by Altera®

- High performance

- 3 679 resnet-50 frames per second at 90% FPGA utilisation with Intel® Agilex® 7 FPGA M-Series

- Model optimizer for creating network files (.xml) and files with weights and biases (.bin) for intermediate representation.

- DLA compiler to provide estimated area or performance metrics for a given architecture file or to create an optimized architecture file and compile the network.

- The compiled file is imported at runtime (Inference Engine API; FPGA AI)

- Allows mixed heterogeneous execution
- Enables different use cases of FPGA resources
- The architecture optimizer can be used to optimise the implementation for the specific network and achieve the best performance.
- Model optimizers configure the network for the best performance on Altera® hardware.



+ - We have been working with the Altera® group since 2021, using the Intel® FPGA AI Suite to implement algorithms needed for particle physics (first official Intel® FPGA AI Suite release - 2023).

- Strong interest and support from Altera® in understanding our requirements, regular meetings, good feedback on the status of the package and perspective developments.
- The package requires combined use with Intel® OpenVINO[™] for model optimization.
 - There is a certain time delay in supporting the latest Intel® OpenVINO[™] versions (= latest Tensorflow versions)
- Not all architectures/layers are supported, but new ones are constantly being added. Huge progress in support since 2021.
 - We have experience with running inferences for various models on the server installed with the Intel® Arria® 10 PAC at the University of Zurich.
- We are not the typical customers because we treat small images and usual target for the software is image/video compression.
 - Intended for milliseconds latency in complex networks, not microseconds in simple networks like we intend





- Initially, only 200 inferences/s were achieved on the Intel® Arria® 10 PAC card for the original model for high-level triggers in the LST Advanced Camera (6M parameters).

- Increasing the clock rate to 600 MHz (standard 400 MHz) to determine the maximum achievable performance.

732 inferences/s on Agilex® 7. Assuming an implementation with 4 instances of the inference IP in Agilex® 7, this would result in 2928 inferences/s.

- The model sizes were reduced by almost two orders of magnitude.

N _{parameters}	6M	200k	50k	2 k
Throughput	732 fps	20 839 fps	22 131 fps	22 202 fps

- By optimising the architecture based on the graph of the network, $\sim 40k$ fps could be achieved with one instance.

- These results are sufficient for for trigger rates expected with an SiPM-equipped LST in CTAO stereo configuration



The physics performance doesn't decrease with the optimization of the trigger model for the implementation on FPGA using the AI Suite libraries for FP16 precision.



Annual Meeting of the Swiss Physics Society, 12.09.2024

TAO



Throughput performance on different hardware





Annual Meeting of the Swiss Physics Society, 12.09.2024

Model and Parameter Count

Throughput performance on different hardware

Universität







Summary



- The new advanced camera being developed for the large-sized telescope at CTAO North must be able to perform gamma/hadron separation at the trigger level at high rates
- DNN algorithms is developed to perform efficient triggering at high level
- DAQ of the trigger is planned to be done via PCIe400 network card which carries directly the Altera® Agilex®7 FPGA.
- We have investigated two approaches to port the DNN trigger algorithm to an Altera® FPGA board: hls4ml and Intel® FPGA AI Suite
- HIs4ml provides better results in terms of maximum achievable throughput in perspective, but currently is very limited support for Altera® boards due to deprecation of the Intel® HLS compiler. Good potential with the release of the new Intel® oneAPI backend support. Expected preliminary tests in September.
- We managed to reach ~40k fps with one core on Agilex7 with AI Suite.
- Investigating the option of using HBM2e (High Bandwidth Memory) instead of onboard DDR4 memory, which would be available on the Agilex®7 M Series board.
- We're now working on investigating the effect of precision reduction on physics performance and using the better space of FPGA with architecture optimization.
- Precision error of FP16 for the current model ~O(10⁻³), ongoing studies on the further precision reduction effects (FP12, INT9, INT8). Quantisation aware training may improve the precision drop.
- Agilex7 FPGA enables twice the throughput compared to Nvidia L40S GPU. Ongoing studies on Intel GPU and evaluation of the number of possible IP instances per FPGA.
- Paper is in preparation.















CTAO





CTAO



10⁴ 104 10³ 10³ finaltrigger_cnn_8_16_fch_32_GlobalMaxP ool_noNSB_10epochs outputs: gammanness, protonnes Input data : nsb . 10² . 10² . **Barvinok 2** - Differences on the Tensorflow (Tjark's) and OpenVino FP16 outputs 10¹ 10¹ 10⁰ 10⁰ 0.0000 0.0025 0.0050 0.0075 0.0100 0.0125 0.0150 0.0175 0.0200

Gammaness [TensorFlow - OpenVino FP16]

-0.0200 -0.0175 -0.0150 -0.0125 -0.0100 -0.0075 -0.0050 -0.0025 0.0000 Protonness[TensorFlow - OpenVino FP16]



finaltrigger_cnn_8_16_fch_32_GlobalMaxPool 10³ outputs: gammanness, protonnes, nsb Input data : nsb

Barvinok 3

- Differences on the OpenVino **FP32** and OpenVino **FP16** outputs



CTAO



Biggest FPGA Manufactures

Altera® 30% shareXilinx 50% share

80% share

15% share

- •Microsemi
- •Lattice Semiconductor
- •Achronix +
- •Flex Logix +
- •GOWIN Semiconductor
- •Microchip Technology +
- •Efinix +
- •QuickLogic +

Company	Main FPGA Families	Key Markets	Design Tools
Xilinx	UltraScale+, UltraScale, 7-series	Communications, Data Center, Aerospace & Defense	Vivado
Intel (Altera)	Stratix, Arria, Cyclone, Agilex®	Communications, data center, aerospace & defense, industrial, automotive, test & measurement, broadcast/ProAV, medical	Quartus
Microsemi	RTG4, SmartFusion2	Aerospace & Defense, Medical, Industrial	Libero
Lattice	iCE40, CrossLink	Consumer, Communications, Automotive	Lattice Diamond
Achronix	Speedster7t, Speedcore	High Performance Computing, Networking & Telecom, Test & Measurement	ACE
QuickLogic	EOS S3, ArcticLink 3, PolarPro 3	Mobile & IoT, Audio & Voice, Displays	Sensor Development Kit
Flex Logix	EFLX	Various Embedded Apps	Inference Compiler
GOWIN	GW1N, GW2N	Cost-sensitive Chinese Market	GOWIN EDA
Efinix	Trion	General Purpose Embedded	Quantum Software
Microchip	PolarFire, SmartFusion2, IGLOO2	Aerospace & Defense, Communications, Industrial	Libero

* taken from Top 10 FPGA Manufacturers in The World







- User-friendly tool for the automatic build and optimization of DL models for FPGAs
- Reads as input models that have been trained with standard DL libraries
- Uses various high-level syntesis compilers as backend, depending on requirements.
- No loading weights from external sources (e.g. DDR, PCIe).
- Much faster access times (on-chip weights).
- HIs4mI was originally developed to process extremely high data rates at the (HL-)LHC
- Therefore, **support** for the **Xilinx** boards, commonly used in the ATLAS and CMS experiments, is much **more advanced** at the moment.
- HIs4ml support for Altera® devices is being implemented by Fermilab.

The network must be optimised for efficient use:

- compression: reducing the number of synapses or neurons
- quantization: reducing the precision of the calculations (inputs, weights, biases)
- parallelization: tuning the degree of parallelization to make inference faster/slower versus FPGA resources



Intel[®] FPGA AI Suite



CTAO



Architecture is adaptable to support new or evolving networks



Model optimizer for creating network files
(.xml) and files with weights and biases
(.bin) for intermediate representation.

- DLA compiler to provide estimated area or performance metrics for a given architecture file or to create an optimized architecture file and compile the network.

- The compiled file is imported at runtime (Inference Engine API; FPGA AI)

- Allows mixed heterogeneous execution
- Enables different use cases of FPGA resources
- The architecture optimizer can be used to optimise the implementation for the specific network and achieve the best performance.

- Model optimizers configure the network for the best performance on Altera® hardware.



Latency Arria10







Throughput performance on different hardware



