

The next generation cameras for the Large-Sized Telescopes of the Cherenkov Telescope Array Observatory

Annual Meeting of SPS 9-13 September 2024, ETH Zurich

Outline

UNIVERSITÉ

Introduction

Cosmic rays and extensive air showers.

The Large – Sized Telescopes (LSTs) for gamma ray detection.

LST photo sensitive camera.

The current Photo-Multiplier Tube (PMT) - based camera.

The advanced camera: next generation of LST cameras based on silicon photo-multipliers SiPMs

Night sky background mitigation

Readout chain and light sensor

Data volume reduction with digital sum and DBSCAN.

L. Giangrande (UNIGE), D. Gascón, R. Manera (UB), P.Altet, X.Aragones, S. Gómez, D. Mateo (UPC) Y. Uzun, K. Yldirim, B. Efe, E. Charbon (EPFL) M. Bellato, F. Marini (INFN/Padova) M. Barcala, G. Martinez, J. Sastre (CIEMAT) M. J.A Barrio, A. Pérez, L. A. Tejedor (UCM)

Cosmic rays and extensive air shower (EAS)

The cascade of secondary particles initiated by a single primary particle will produce Cherenkov photons in the atmosphere, primarily generated by electrons, positrons, and muons. This light can be detected by Cherenkov telescopes.

L. Burmistrov 3

The Large – Sized Telescop the Cherenkov Telescope for gamma ray detection

Focal Length 28 m Parabolic mirror **Dish diameter 23 m** Mirror area \sim 400 m² Design on-axis PSF 0.05° Field of view \sim 4.4 \degree Design off-axis PSF 0.11° 198 hexagonal mirrors -1.5 m flat to flat size

The CTAO* LSTs are in an array of 4, will dominate the energy region of the sensitivity between 20 GeV and few 100 GeV.

*CTAO : Cherenkov Telescope Array Observatory

L. Burmistrov 5

proton_gamma.gif

L. Burmistrov 6

Silicone Photo-multipliers camera for LST

The LST PMT camera to LST SiPM camera

LST PMT camera (0.1°)

LST SiPM camera (0.05°)

Various options to filter night sky background Entrance window Light guides

80% of the light undergoes reflections in the light guide

Having "blue" light guides improves NSB rejection, about 40% absorption > 540 nm

ICRR, University of Tokyo, Kyoto University Konan University, ISEE, Nagoya University

Dichroic filter done directly on the bare silicon surface

Very uniform but increases optical cross talk

Light sensors and readout electronics characterization

CTAO

Picoammeters for precise current measurements and SiPM bias.

Pulsed and continues light sources Motorized wheel with neutral density filters Temperature and humidity sensors Calibrated photodiodes 2 GHz readout oscilloscope

We plan to add 3D translational stage

Light sensors and readout electronics characterization

Picoammeters for precise current measurements and SiPM bias.

Pulsed and continues light sources Motorized wheel with neutral density filters Temperature and humidity sensors Calibrated photodiodes 2 GHz readout oscilloscope

We plan to add 3D translational stage

The silicon photomultiplier (SiPM) light sensor.

- **→ Collaboration between the University of Geneva and Hamamatsu for IACT*.**
- \rightarrow Comparison with FbK.
- All the measurements done by UNIGE team.

*Imaging Atmospheric Cherenkov Telescope.

L. Burmistrov ******Very promising device but the packaging remains the major issue.

FANATIC* – the preamplifier ASIC

Fully developed by UNIGE, Swiss companies involved for chip packaging.

The chips wire bonded at UNIGE.

FLARE project (20FL21-201539)

Main specification:

Power consumption: 40 mW per pixel Dynamic range: 1-250 p.e (good linearity) Signal-to-noise ratio of 5 Fast response: 3-5 ns FWHM

Second version of the ASIC designed in collaboration with Spain

Time line :

Design end of 2024 Production April 2025

EXECUTE: THE TORD TO A CONSIDER A SONO 2008 OF THE SECONDED TRANSIMPEDANCE amplifier **Integrated Circuit** 14

L1 board and Telescope Central Trigger Processor (CTP) board

Main components are :

FADC (commercial or custom designed by EPFL)

FPGA: AMD / Xilinx Kintex UltraScale+ Functionalities:

Capture and buffer FADC stream Perform low level trigger (digital sum of super flower) Send to Central Trigger Processor only "triggered events" Reads 49 pixel (super flower or flower of flowers)

Each L1 board connected to neighbor with 1 or 2 10Gbps links.

PCB development:

Front – end board

- Design finished and files sent to the manufacturing company.
- Right now, they are inspecting the design.

CTP board

L1 board and Telescope Central Trigger Processor (CTP) board

FACULTÉ DES SCIENCES

L1 board and Telescope Central Trigger Processor (CTP) board

FPGA: AMD / Xilinx Kintex UltraScale+ FADC (commercial or custom designed by EPFL) Main components are : Capture and buffer FADC stream Perform low level trigger (digital sum of super flower) Send to Central Trigger Processor only "triggered events" Functionalities: Reads 49 pixel (super flower or flower of flowers)

Each L1 board connected to neighbor with 1 or 2 10Gbps links.

FADC FLARE project (20FL21-201539)

UNIVERSITÉ DE GENÈVE **FACULTÉ DES SCIENCES**

CTP board

PCB development:

Front – end board

- Design finished and files sent to the manufacturing company.
- Right now, they are inspecting the design.

- Collect data from events passing L1 trigger condition \rightarrow Perform partial event building
- **Wanage coincidence of hardware telescope triggers**
- $L = 17$ **Level 2 trigger with DBSCAN based or/and** CNN – based algorithms

Level 1 trigger based on digital sum

It serves as an effective signal amplifier and noise cancellation.

Example of the waveform with 0, 1, 2, 3 photon

Different topologies

Level 2 trigger based on DBSCAN Density Based Spatial Clustering of Applications with Noise

Telescope FPGA

Trigger

 $\overline{0}$

 200

400

600

800

1000

1200

L. Burmistrov 19

L1 FPGA

L1 FPGA

1400 point ID

UNIVERSITÉ

DE GENÈVE

CTAO

DBSCAN vs. super flower digital sum

Trigger effective area (on axis gammas)

UNIVERSITÉ Hardware implementation CTA DE GENÈVE **(preliminary feasibility study for FPGA) FACULTÉ DES SCIENCES Off line operation (Level 2 trigger)** DBSCAN would run on stereo triggered events, with latency of about **~3 μs.** Accelerating the DBSCAN clustering algorithm for low-latency primary vertex reconstruction <https://indico.cern.ch/event/1106990/contributions/4998133/> Alex Tapper (Imperial College London) Latency Andrew Rose FPGA = $0.726 \mu s$ With 230 tracks (points) they got **0.726 μs** latency. Lucas Santiago Borgna (Imperial College (GB)) CPU = $92.7 \mu s$ VU9P FPGA**4** Marco Barbone 127 \times Robert John Bainbridge (Imperial College (GB)) **Speedup!** Wayne Luk \times 10³ 귾 2000 $D₀$ -3640 \mathbb{E} 1800 **Real time (Level 1 trigger) ?** 8.505 $p1$ $p2$ 0.04395 1600 DBSCAN would run in real time at ~10 MHz, 1400 latency of 0.01 μs is required in this case. 1200 We have \sim 3 times less points (micro) 1000 clusters), corresponds to 0.07 μs latency. 800

Possible algorithm optimization - time axis is fully ordered.

Thank you very much for your attention

L. Burmistrov 23