

Electronic readout 1

Michael Lupberger (University of Bonn)

DRD1 Gaseous Detector School

CERN 04.12.2024

With material from: B. Ketzer & M. Lupberger Lecture on *Physics of Particle Detectors* (2022/23) and B. Ketzer Lecture on Advanced Gaseous Detectors (2019)







- Recap: Signal formation and Shockley-Ramo Theorem
- Segmented electrodes, readout structures
- Discrete electronic components
- Multi-channel readout, ASICs
- The readout chain, FPGA
- DRD1 common readout: SRS



MOTIVATION/RECAP

Gaseous detector: Ionisation/excitation of gas atoms

- Ionisation separates e⁻ from A⁺
- Electric field \Rightarrow further separation, drift, (amplification)
- <u>Moving charges</u> induce signals on field electrodes
- Possibility to use theses signals to infer
 - Where
 - When
 - How strong

the interaction with the detector medium was

NUCLEAR INSTRUMENTS AND METHODS 62 (1968) 262–268; \odot NORTH-HOLLAND PUBLISHING CO.

THE USE OF MULTIWIRE PROPORTIONAL COUNTERS TO SELECT AND LOCALIZE CHARGED PARTICLES

G. CHARPAK, R. BOUCLIER, T. BRESSANI, J. FAVIER and Č. ZUPANČIČ

CERN, Geneva, Switzerland

Received 27 February 1968





Nobel Prize 1992 to Georges Charpak

for his invention and development of particle detectors, in particular the multiwire proportional chamber



Electronic readout techniques





Current I on given electrode i induced by moving charge

$$I_i(t) = \frac{q}{U_i} \nabla \phi_i \left[\boldsymbol{x}_0(t) \right] \cdot \frac{\mathrm{d} \boldsymbol{x}_0(t)}{\mathrm{d} t} = -\frac{q}{U_i} \boldsymbol{E}_i \left[\boldsymbol{x}_0(t) \right] \cdot \boldsymbol{v}(t)$$

The current induced on a grounded electrode by a point charge qmoving along a trajectory $\mathbf{x}_0(t)$ is $I_i(t)$, where $\mathbf{E}_i(\mathbf{x}_0)$ is the electric field in the case where the charge q is removed, electrode i is set to voltage U_i , and all other electrodes are grounded.

- Convention: $U_i = 1$
- $\mathbf{E}_{i}(\mathbf{x}_{0})$: Weighting field of electrode i at position \mathbf{x}_{0}
- $\mathbf{E}_{i} \neq \mathbf{E}_{det,el}$: Weighting field in general different to detector electric field
- $\hat{\mathbf{e}}_{_{Ei}} \neq \hat{\mathbf{e}}_{_{v}}$: Direction of weighting field different to charge trajectory



A detector is a current source

- delivers a current pulse independent of the load
- one can convert current into charge (integral) or voltage (via R or C)



[H. Spieler, Semiconductor detector systems, Oxford, 2005]



Electronic readout techniques



UNIVERSITÄT BONN





SEGMENTED ELECTRODS

Why do we segment electrodes in a detector?

- We want to infer the ionisation position from the induced signal
 - \Rightarrow Get spatial position where a particle interacted with the detector
 - ⇒ Reconstruct particle trajectory
 - \Rightarrow Measure energy transferred to detector gas
 - \Rightarrow Measure energy of a photon
 - \Rightarrow For charged particle measeure dE/dx to identify particle type
- Spatial resolution
- Rate capability
- Detector occupancy
- Hit/Track ambiguities
- # of readout channels \Rightarrow electronics cost







SEGMENTED ELECTRODS: STRIPS

x-y-u readout: I+n+m readout channels, suggested by F. Sauli, ongoing work bei K. Flöthner



Hit ambiguity in x-y





pad readout: n*m readout channels, external electronics





SEGMENTED ELECTRODS: PADS

Pad + strip readout combined: COMPASS Pixel-GEM (pads in center, split strips around)





SEGMENTED ELECTRODS: PIXELS

pad readout: n*m readout channels, integrated electronics = Pixel | GridPix



Michael Lupberger





Electronic readout techniques







[M Vandenbroucke, PhD thesis, TUM, 2012]



Example analogue readout chain



[H. Spieler, Semiconductor Detector Systems, Oxford 2005]





Purpose of pulse processing:

- 1. Acquire electrical signal from detector, typically a short current pulse
- 2. Optimise time response of the system to enhance:
- Minimum detectable signal (yes/no) \rightarrow S/N ratio
- Energy measurement → Linearity
- Event rate \rightarrow Dead time/Throughput
- Time of arrival (timing) \rightarrow Time-invariance/Stability
- Insensitivity to sensor pulse shape \rightarrow Linearity
- 3. Digitize signal and store for subsequent analysis

Layout of such a system heavily depends on application!



Application Specific Integrated Circuit (ASIC) From: Introduction to ASIC design / A. Walsemann / FTD Electronics Seminar, Bonn





MULTI-CHANNEL READOUT: STRIPS

Gaseous detector readout

- High rates and large #channels → little space
 ⇒ discrete components → integrated circuit (IC)
- Application Specific Integrated Circuits (ASIC)
- ASIC connected to strips/pads

Example: VMM3a







MULTI-CHANNEL READOUT: STRIPS

The VMM front-end ASIC - Evolution

UNIVERSITÄT BONN



2021 Presentation given at the RD51 Meeting From: George lakovidis,

MULTI-CHANNEL READOUT: PIXEL

Gaseous detector readout

- High rates and large #channels → little space
 ⇒ discrete components → integrated circuit (IC)
- Application Specific Integrated Circuits (ASIC)
- Example of fully integrated gaseous detector: GridPix = Timepix(3)ASIC + Micromegas

General readout chain (Example: ALICE muon system)

Triggered vs streaming DAQ

Both need fast, high-troughput parallel-processing \rightarrow FPGA

- FPGA : Field Programmable Gate Array
- \rightarrow can be reprogrammed at any time (unlike ASICs)
- \rightarrow array of logic gates
- A gate implements a basic logic function, like OR, AND, NAND, etc...
- Any logic function, complex or not, can be built from a number of interconnected "gates".
- With enough gates (even of a single type) it is possible to build up any type of digital circuitry (even processors)

INPUT OUTPUT

NOT A

1

0

A

0

1

Digital electronics in the 70's

- Use of may logic gate chips, to perform complex operations
- Wire routing difficult and prone to errors
- Limited functionality due to available board space

Evolution of logic density

- Chips, that contain several (different) logic gates that were cascadable
- Programmable Array Logic by burning fuses (PAL, late 70's): One-time-programmable interconnection of "dozens of logic gates"
- Generic Array Logic (GAL, 1985) Replaces several PALs, re-programmable
- Complex Programmable Logic Device (CPLD) Contain hundreds of logic gates, hundreds of pins
- FPGAs

Contain many thousand (or million) logic gates and much more...

FPGA Layout

- Contains a very (!) large number of "Configurable Logic Blocks" (CLB)
- Programmable interconnection matrix propagates signals in between blocks
- I/O blocks connect to the world outside of the FPGA
- Modern FPGAs contain much more powerful components!

Latest Technology: AMD Versal AI

- 400 AI processors ("AI engines")
- FPGA ("Adaptable Engines"): 2k DSPs, nearly 2M logic cells
- Arm CPU, Arm RPU ("Scalar Engines")

Machine learing in the readout chain

Trend: Move AI to detector

Example: ATLAS NSW electronics in TDAQ

2011 IEEE Nuclear Science Symposium Conference Record

Front-end electronics for the Scalable Readout System of RD51

S. Martoiu, Member, IEEE, H. Muller, and J. Toledo

Abstract- Recent developments in micro-pattern gas detector technologies have considerably broadened the interest in this type of detectors, extending their application field from high-energy physics to nuclear, astrophysical, geophysical, medical or industrial applications, to name just a few. Historically, for the wide range of gas amplification schemes available, there has been an almost equally wide amount of electronic readout solutions, tailored on just one application, making it rather difficult for newcomers to employ the technology. Developed within RD51 Collaboration for the Development of Micro-Pattern Gas Detectors Technologies, the Scalable Readout System (SRS) is intended as a general purpose multi-channel readout solution for a wide range of detector types, and detector complexities, as well as for different experimental environments.

II. THE SRS CONCEPT

The Scalable Readout System is designed around a bivalent scalability concept, which refers to both applications range and system size. Not limited to a single detector technology, the system needs to respond to a wide range of detector requirements, in terms of sensitivity, time resolution, event rate capability, trigger concept, radiation or magnetic tolerance, etc. In the same time the SRS concept has to allow the integration of small prototype detectors, as well as large area detectors in a wide range of experimental environments.

4 Annlication-Range Scalability

N43-5

Scalable Readout System:

- A generic readout system for laboratory and detector instrumentation
- Developed and supported by the RD51 Collaboration since 2009 (Inventor: H. Müller)
- Standardised multi-purpose data acquisition system
- Different front-end chips supported
- Constantly extended, improved, adapted to needs from community by community
- Exceptional common long-term project of RD51

⇒ used in many MPGD groups for R&D and also some (upcoming) experiments

SRS AND FRONT-END ASICS

- Different ASICs are implemented in SRS:
- APV25 (past backbone in MPGD R&D)
- Beetle
- VFAT
- Timepix
- SiPMs
- **Recently:**
- Timepix3
- VMM (new backbone in MPGD R&D)
- Ongoing:
- SAMPA

Implementation of ASIC in SRS requires: Hybrid, adapter card, FEC FPGA firmware

Online System

System overview - readout chain

VMM FRONT-END ASIC

- 130 nm CMOS technology
- 64 input channels, each w/ preamplifier, shaper, peak detector, several ADCs
- Pos. & neg. polarity sensitive
- Digital block w/ neighbouring 64 channels logic, FIFO, multiplexer
- Adjustable gain 0.5-16 mV/fC
- Adjustable shaping time from 25 ns – 200 ns
- Input capacitance from few pF – 1 nF

VMM FRONT-END ASIC

- Internal test pulser with adjustable amplitude
- Global threshold & adjustment per channel
- Self-triggered, zero suppressed
- 38 bit per hit

(if input charge goes over threshold)

- 1. Event flag (1 bit)
- 2. Over threshold flag (1 bi
- 3. Channel number (6 bit)
- 4. Signal amplitude (10 bit
- 5. Arrival time (20 bit)

System overview - readout chain

System overview – Hybrid = VMM front-end board

Michael Lupberger

30x30 cm² GEM detector test at the AMBER experiment

- 24 VMM hybrids, 4 SRS FECs, 1 10Gb/s switch
- 2 MHz muon beam on 3GEM detector with strip readout
- ~200 Mb/s of data when beam is on
- Found working point for detector for physics run

Many subjects to work on in DRD1 electronics

- Readout structures
- ASIC development and testing
- Integration of ASICs in readout system
- FPGA programming
- Further development of the SRS
- New technologies (ML, GridPix, x-y-z readout, ...)
- Many other projects to facilitate detector development

Questions?