

ASTRA-64 : Tests and Characterization of a Silicon Micro-Strip Detectors Read-Out ASIC

Gianluigi Silvestre⁽¹⁾, G. Ambrosi⁽¹⁾, M. Barbanera⁽¹⁾, F. Cossio⁽²⁾, M. D. Da Rocha Rolo⁽²⁾, M. Duranti⁽¹⁾, R. A. Giampaolo⁽³⁾, M. Movileanu⁽¹⁾, P. Placidi⁽¹⁾, A. Rivetti⁽²⁾

(1) Istituto Nazionale di Fisica Nucleare – Sezione di Perugia
(2) Istituto Nazionale di Fisica Nucleare – Sezione di Torino

INTRODUCTION

Silicon strip detectors remain a popular choice due to their flexibility and capability to achieve high spatial resolutions, ranging from tens of μm to less than $5\ \mu\text{m}$ while covering large areas up to several square meters.


The ASTRA-64 (Adaptable Silicon sTriP Read-out ASIC) is a 64-channel mixed-signal ASIC designed to read micro-strip silicon detectors.

The first prototype was developed in the framework of the INFN project ARCADIA with two different versions:

- 64 channel read-out: ASTRA64
- 32-strips fully-depleted monolithic active CMOS microstrip sensor: ASTRA-VI

The two versions share the same electronics

- configurable Gain
- configurable Peaking Time
- configurable Readout mode (analog or digital)




ASTRA REQUIREMENTS


- Designed by INFN Torino
 - Electronics for the read-out 110- μm -pitch silicon μStrip Detectors
 - Electronics + Sensor Monolithic ASIC
- Requirements tailored to HERD Silicon Charge Detector (SCD)
- Produced at LFoundry

	ASTRA Requirements
Channels	64
Dynamic Range	$\pm 160\ \text{fC}$
Linearity Region	$\pm 160\ \text{fC}$
Shaping Time	Adjustable in $1+10\ \mu\text{s}$
ENC	$< 1000\ e^- @ C_n\ 100\ \text{pF}$
Output	Multiplexed pulse height, Digitized pulse height, Channels FastOR
Power supply	Positive (only) supply
Channel power consumption	$< 1\ \text{mW}$ per channel
Production Process	110 nm CMOS
Size	$6 \times 6\ \text{mm}^2$


ASTRA ARCHITECTURE



TEST BOARD



PRELIMINARY CHARACTERIZATION



Gain (mV/fC)	$V_{tp}\ 3.5\ \mu\text{s}$	$V_{tp}\ 6.5\ \mu\text{s}$	$V_{tp}\ 9\ \mu\text{s}$
Standard	4.42	4.78	4.85
High	7.56	8.72	9.19

- Freeze one channel in output and send *integrated* test pulses (V_{tp})
- V_{tp} scan by varying combinations of the parameters
 - Gain: Standard / High
 - Peaking Time: $3.5\ \mu\text{s}$, $6.5\ \mu\text{s}$, $9\ \mu\text{s}$
- Conversion from V_{tp} to Q_{inj}
 - $C_{inj} = 240\ \text{fF}$
- Measurement of front-end linearity dynamic range and real gain for various configurations

CONCLUSION

- ASTRA64: 64-channel ASIC readout electronics for Si μStrips
 - in house design of versatile chip
 - possible application in different space and ground experiments
- Each ASTRA channel performs signal amplification and charge measurement
 - Positive and negative input signal polarities readout capability
 - 2 gain settings providing input dynamic range up to 80 or 160 fC
 - 4 peaking time configurations: $1.5\ \mu\text{s}$, $3.5\ \mu\text{s}$, $6.5\ \mu\text{s}$, $9\ \mu\text{s}$
 - Dual-readout mode: analog and digital
 - FastOR trigger output
- ASTRA characterization still in progress
 - Exploit all the functionalities
 - Optimize behavior with external biases
 - Use it in actual beam tests