GPU Programming

HSF-India HEP Software Workshop May 21, 2024





Philip Chang University of Florida











Understand the guiding principles of parallel programming



Understand the guiding principles of parallel programming



Understand the guiding principles of parallel programming

Why do we need parallel programming?



Understand the guiding principles of parallel programming

Why do we need parallel programming?



Understand the guiding principles of parallel programming

Why do we need parallel programming?

Where is it going to shine?



Understand the guiding principles of parallel programming

Why do we need parallel programming?

Where is it going to shine?



Understand the guiding principles of parallel programming

Why do we need parallel programming?

Where is it going to shine?

What are the obstacles?



Understand the guiding principles of parallel programming

Why do we need parallel programming?

Where is it going to shine?

What are the obstacles?

How to think about parallel programming

Graphics Processing Units





GPU



The 20 Most Graphically Demanding PC Games

They're gorgeous, but these games have some high-spec GPU requirements. These are the most graphically demanding PC games to date.

BY CHARLES BURGAR UPDATED MAY 12, 2024



GPU is more than just gaming



VIDEO GAME MARKET SIZE 2023 TO 2033 (USD BILLION)



Source: https://www.precedenceresearch.com/video-game-market

Chang Florida

GPU is more than just gaming



GRAPHIC PROCESSING UNIT (GPU) MARKET SIZE, 2022 TO 2032 (USD BILLION)



Source: www.precedenceresearch.com

Chang Florida







You

Is GPU important for your model?

ChatGPT

Sure! GPUs are super important for models like mine. Here's why:

- 1. **Speeding Up Training**: Training a model like ChatGPT involves crunching through tons of data and tweaking billions of parameters. GPUs can handle many tasks at once, making this process way faster.
- 2. **Quick Responses**: When you use a model like this, you want quick answers. GPUs help deliver fast responses because they can process multiple things at the same time.
- 3. **Handling Big Models**: Models like ChatGPT are huge, and GPUs have the memory and power to manage these large models efficiently.
- 4. **Managing Multiple Requests**: GPUs can handle lots of requests simultaneously, which is great for providing smooth and efficient service, even when many people are using it at once.
- 5. **Energy Efficiency**: Even though they use a lot of power, GPUs are more efficient than CPUs for the kind of parallel tasks needed in AI.





So GPUs are important



So GPUs are important



So GPUs are important

So how does this fit into our HEP computing?



Chang Florida



Computing

















Computing Challenges



Read Data
From where do we read? (near? far? network?)
How fast can we read? (network bottleneck? spinning disk?)

Process Data
How do we process? (which algorithm? which workflow?)
Where do we process? (laptop? data center? supercomputing center?)
Which architecture? (CPU? GPU? FPGA? ARM?)
Which software? (Excel?? ROOT? Columnar?)

Store Data
Where do we store? (near? far?)
What format? (Disk? Tape?)
What schema? (Various data tier? split up? object storage?)

Computing Challenges



Read Data
From where do we read? (near? far? network?)
How fast can we read? (network bottleneck? spinning disk?)

Process Data
How do we process? (which algorithm? which workflow?)
Where do we process? (laptop? data center? supercomputing center?)
Which architecture? (CPU? GPU? FPGA? ARM?)
Which software? (Excel?? ROOT? Columnar?)

Store Data
Where do we store? (near? far?)
What format? (Disk? Tape?)
What schema? (Various data tier? split up? object storage?)















Office of

Science

J.S. DEPARTMENT OF

NERG

Computing in the HL-LHC Era

- Simple extrapolation leads to an unsustainable place
 - If the current software and computing approach is applied, costs can quickly exceed the entire U.S. HEP budget ("\$1B problem")
- Our goal is to match demonstrable experiment needs with a realistic funding profile — we want the science to succeed
 - How do the software and computing models evolve?
 - much was developed beginning 15 years ago
 - they need to function 15 years from now
 - To what extent can we leverage HPC capabilities?
 - What is the optimum balance between CPU, disk, and networking?
 - R&D investments: what activities are being done or planned to address the HL-LHC software and computing challenges?
- What is the optimum balance between people and hardware?
 - Goal: assess computing resources and needs early enough to help inform experiments and funding agencies for successful operations during the HL-LHC era
- For efforts towards a strategic plan, HEP Software Foundation prepared Community White Paper: <u>https://arxiv.org/pdf/1712.06982.pdf</u> (Dec. 2017)
 - Additional documentation prepared by the LHC experiments during last few years





Computing in the HL-LHC Era



- If the current software and computing approach is applied, costs can quickly exceed the entire U.S. HEP budget ("\$1B problem")
- Our goal is to match demonstrable experiment needs with a realistic funding profile — we want the science to succeed
 - How do the software and computing models evolve?
 - much was developed beginning 15 years ago
 - they need to function 15 years from now
 - To what extent can we leverage HPC capabilities?
 - What is the optimum balance between CPU, disk, and networking?
 - R&D investments: what activities are being done or planned to address the HL-LHC software and computing challenges?
- What is the optimum balance between people and hardware?
 - Goal: assess computing resources and needs early enough to help inform experiments and funding agencies for successful operations during the HL-LHC era
- For efforts towards a strategic plan, HEP Software Foundation prepared Community White Paper: <u>https://arxiv.org/pdf/1712.06982.pdf</u> (Dec. 2017)
 - Additional documentation prepared by the LHC experiments during last few years



15





CMS Phase-2 Computing Model: Update Document (CMS-NOTE-2022-008)



https://cds.cern.ch/record/2815292?ln=en

8.3 Generation, simulation and reconstruction on GPUs

The solid architecture and robust implementation of the CMSSW framework, and its future planned developments, allow us to focus on what work can be offloaded on GPUs in the best possible way. Algorithms do not simply need to be ported, but rather re-invented to run on GPUs, taking advantage of both traditional and Machine Learning approaches. In the following we present a selection of the most prominent ongoing efforts in CMS, anticipating that




So let's talk about GPUs!

Central Processing Unit (CPU)





Used in most of our computers Takes various instructions *serially* in performing tasks

Central Processing Units (CPUs)







More logic units in same space = more transistors

Faster clocking = higher frequency

(Also need to catch up with how to push in the data)





Multicore was needed



Power ~ 1W

Power ~ (freq)³

Single core 1 GHz

CPU

Four cores 1 GHz

Power ~ 64W





Power ~ 4W

Chang Florida



Scaling of serial performance have reached its peak

Processors are not getting faster in clock cycle but getting diverse

Graphics Processing Units (GPUs)





GPU devotes more silicons to computing

Central Processing Units (CPUs)







One of the latest GPUs



H100

14592 cores

Death of Moore's Law







3 languages

Huang's law

Talk

Article

Read Edit View history Tools ~

From Wikipedia, the free encyclopedia

Huang's law is an observation in computer science and engineering that advancements in graphics processing units (GPUs) are growing at a rate much faster than with traditional central processing units (CPUs). The observation is in contrast to Moore's law that predicted the number of transistors in a dense integrated circuit (IC) doubles about every two years.^[1] Huang's law states that the performance of GPUs will more than double every two years.^[2] The hypothesis is subject to questions about its validity.

History [edit]

The observation was made by Jensen Huang, the chief executive officer of Nvidia, at its 2018 GPU Technology Conference (GTC) held in San Jose, California.^[3] He observed that Nvidia's GPUs were "25 times faster than five years ago" whereas Moore's law would have expected only a ten-fold increase.^[2] As microchip components become smaller, it became harder for chip advancement to meet the speed of Moore's law.^[4]



An RTX 4090, the most recent flagship card in Nvidia's GeForce series, with 82.58 TFLOPS at

In 2006 Nividia's GPU had a 4x performance advantage over

Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power	
1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GH: AMD Instinct MI250X. Slingshot-11, HPE D0E/SC/Oak Ridge National Laboratory United States	8,699,904	1,206.00	1,714.8	Rank	System
2	Aurora - HPE Cray EX - Intel Exascale Compute Blade, Xeon CPU Max 9470 52C 2.4GHz, Intel Data Cente GPU Max, Slingshot-11, Intel DOE/SC/Argonne National Laboratory United States	9,264,128	1,012.00	1,980.(1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz AMD Instinct MI250X
3	Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100 NVIDIA Infiniband NDR, Microsoft Azure Microsoft Azure United States	2,073,600	561.20	846.8		Slingshot-11, HPE DOE/SC/Oak Ridge National Laboratory
4	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.2		United States
5	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz <mark> AMD Instinct MI250X</mark> Slingshot-11, HPE EuroHPC/CSC Finland	2,752,704	379.70	531.51	7,107	
6	Alps - HPE Cray EX254n, NVIDIA Grace 72C 3.16Hz, NVIDIA GH200 Superchip Slingshot-11, HPE Swiss National Supercomputing Centre (CSCS) Switzerland	1,305,600	270.00	353.75	5,194	one non-GPU supercomputer
7	Leonardo - BullSequana XH2000, Xeon Platinum 8358 32C 2.6GHz NVIDIA A100 SXM4 64 GB HDR100 Infiniband, EVIDEN EuroHPC/CINECA Italy	1,824,768	241.20	306.31	7,494	
8	MareNostrum 5 ACC - BullSequana XH3000, Xeon Platinum 8460Y+ 32C 2.3GHz <mark>NVIDIA H100 64GB,</mark> Infiniband NDR, EVIDEN EuroHPC/BSC Spain	663,040	175.30	249.44	4,159	Ton 500 list " lune" of 2021
9	Summit - IBM Power System AC922, IBM POWER9 22C 3.076Hz NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM DOE/SC/Oak Ridge National Laboratory United States	2,414,592	148.60	200.79	10,096	
10	Eos NVIDIA DGX SuperPOI - NVIDIA DGX H100, Keon Platinum 8480C 56C 3.8GHz, NVIDIA H100, Infiniband NDR400, Nvidia NVIDIA Corporation United States	485,888	121.40	188.65		

ang prida



So how does having many cores help?

H100 example





H100 example





H100 example

L0 Instruction C	acho		L 0 Instruction C	acho					
warp Scheduler (32)	nread/cik)	Warp Scheduler (32 thread/clk)							
Dispatch Unit (32 th	read/clk)	Dispatch Unit (32 thread/clk)							
Register File (16,38	4 x 32-bit)	Register File (16,384 x 32-bit)							
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64	TENSOR CORE	INT32 FP32	FP32 FP64	TENSOR COR					
INT32 FP32 FP32 FP64	4 th GENERATION	INT32 FP32	FP32 FP64	4 th GENERATIC					
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
INT32 FP32 FP32 FP64		INT32 FP32	FP32 FP64						
LD/ LD/ LD/ LD/ LD/ LD/ ST ST ST ST ST ST	LD/ LD/ ST ST SFU	LD/ LD/ LD ST ST ST	LD/ LD/ LD/ T ST ST ST	LD/ LD/ SFU					
) []							
L0 Instruction C									
Lo motification e	acne		L0 Instruction C	ache					
Warp Scheduler (32 t	ache hread/clk)	w	L0 Instruction C /arp Scheduler (32 t	ache hread/clk)					
Warp Scheduler (32 f Dispatch Unit (32 th	ache hread/clk) read/clk)		L0 Instruction C /arp Scheduler (32 t Dispatch Unit (32 th	ache hread/clk) read/clk)					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38	acne hread/clk) read/clk) 4 x 32-bit)	Re	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384	ache hread/clk) read/clk) 4 x 32-bit)					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP64	acne hread/clk) read/clk) 4 x 32-bit)	Ro INT32 FP32	L0 Instruction C larp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64	ache hread/clk) read/clk) 4 x 32-bit)					
Warp Scheduler (32 f Dispatch Unit (32 ff Register File (16,38 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64	acne hread/clk) read/clk) 4 x 32-bit)	W R INT32 FP32 I INT32 FP32 I	L0 Instruction C larp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64 FP64	ache hread/clk) read/clk) 4 x 32-bit)					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP64	acne hread/clk) read/clk) 4 x 32-bit)	INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64 FP32 FP64	ache hread/clk) read/clk) 4 x 32-bit)					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP64	acne hread/clk) read/clk) 4 x 32-bit)	INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64	ache hread/clk) read/clk) 4 x 32-bit)					
Warp Scheduler (32 f Dispatch Unit (32 ff Register File (16,38 INT32 FP32 FP64	acne hread/clk) read/clk) 4 x 32-bit)	INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I INT32 FP32 I	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64	ache hread/clk) read/clk) 4 x 32-bit)					
Warp Scheduler (32 f Dispatch Unit (32 ff Register File (16,38 INT32 FP32 FP64	acne hread/clk) read/clk) 4 x 32-bit)	INT32 FP32 I INT32 FP32 I	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64	ache hread/clk) read/clk) 4 x 32-bit)					
Warp Scheduler (32 f Dispatch Unit (32 ff Dispatch Unit (32 ff Register File (16,38 INT32 FP32 FP64	tensor core	INT32 FP32 I INT32 FP32 I	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR					
Warp Scheduler (32 f Dispatch Unit (32 ff Dispatch Unit (32 ff Register File (16,38 INT32 FP32 FP32 FN32 FP32 FP64 INT32 FP32 FP64	acne hread/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 FP32 I INT32 FP32 I	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIC					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP64	tensor core 4 th GENERATION	INT32 FP32 I INT32 FP32 I	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIC					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP32 FN32 FP32 FP64 INT32 FP32 FP32 FN32 FP32 FP64 INT32 FP32 FP32 INT32 FP32 FP64 INT32 FP32 FP64 INT32	tensor core 4 th generation	INT32 FP32 I INT32 FP32 <th>L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64</th> <th>ache hread/clk) 4 x 32-bit) TENSOR COR 4th GENERATIC</th>	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIC					
Warp Scheduler (32 f Dispatch Unit (32 ff Dispatch Unit (32 ff Register File (16,38 INT32 FP32 FP64 INT32 FP32	acne hread/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 FP32 I INT32 FP32 <th>L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64</th> <th>ache hread/clk) 4 x 32-bit) TENSOR COR 4th GENERATIC</th>	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIC					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP64 INT32	tensor core 4 th GENERATION	INT32 FP32 I INT32 FP32 <th>L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64</th> <th>ache hread/clk) 4 x 32-bit) TENSOR COR 4th GENERATIC</th>	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIC					
Warp Scheduler (32 f Dispatch Unit (32 ff Dispatch Unit (32 ff Register File (16,38 INT32 FP32 FP64 INT32 FP32	tensor core 4 th GENERATION	INT32 FP32 INT32 INT32 <td< th=""><th>L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64</th><th>ache hread/clk) 4 x 32-bit) TENSOR COR 4th GENERATIO</th></td<>	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIO					
Warp Scheduler (32 f Dispatch Unit (32 ff Dispatch Unit (32 ff Register File (16,38 INT32 FP32 FP64 INT32 FP32	tensor core 4 th GENERATION	INT32 FP32 INT32 FP32 <t< th=""><th>L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64</th><th>ache hread/clk) 4 x 32-bit) TENSOR COR 4th GENERATIO</th></t<>	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIO					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64	teneed/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 FP32 INT32 FP32 </th <th>L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64</th> <th>ache hread/clk) 4 x 32-bit) TENSOR COR 4th GENERATIO</th>	L0 Instruction C Jarp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIO					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP32 FP32 FP32 FP64 INT32	tensor core 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 FP32 INT32 INT32 <td< th=""><th>L0 Instruction C /arp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64</th><th>ache hread/clk) 4 x 32-bit) TENSOR COR 4th GENERATIC</th></td<>	L0 Instruction C /arp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIC					
Warp Scheduler (32 f Dispatch Unit (32 th Register File (16,38 INT32 FP32 FP32 INT32 FP32 FP32 FP32 FP32 FP64 INT32 FP32 FP32 INT32 FP32 FP64 INT32 FP32 FP32 INT32 FP32 FP64 INT32	Ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit) TENSOR CORE 4 th GENERATION LD/ LD/ ST SFU Tensor Memo	INT32 FP32 INT32 FP32 <t< th=""><th>L0 Instruction C Arp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP6</th><th>ache hread/clk) 4 x 32-bit) TENSOR COR 4th GENERATIO</th></t<>	L0 Instruction C Arp Scheduler (32 t Dispatch Unit (32 th egister File (16,384 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP64 FP32 FP6	ache hread/clk) 4 x 32-bit) TENSOR COR 4 th GENERATIO					

256 KB L1 Data Cache / Shared Memory

Tex

Tex

Tex

UF Chang Florida

Stream Multi-processor (SM) These are "SIMD" Processor Single Instruction Multiple Data

> A[0] + B[0] = C[0] A[1] + B[1] = C[1] A[2] + B[2] = C[2]A[3] + B[3] = C[3]

Tex

SM

				tion Caci	Ie						
	10	Instruction C	acho			1.0	Instructio	on Ca	che		
	Lu						hadular		lone		
	warp So	Warp Scheduler (32 thread/clk)									
Dispatch Unit (32 thread/clk)					Dispatch Unit (32 thread/clk)						
Register File (16,384 x 32-bit)					Register File (16,384 x 32-bit)						
INT32	FP32 FP32	FP64		INT32	FP32	FP32	FP64				
INT32	FP32 FP32	FP64		INT32	FP32	FP32	FP64	ļ.			
INT32	FP32 FP32	FP64		INT32	FP32	FP32	FP64				
	FP32 FP32	FP64		INT32	FP32	FP32	FP64	-			
INT32	NT32 FP32 FP32 FP64 NT32 FP32 FP32 FP64 NT32 FP32 FP32 FP64			INT32	FP32	FP32	FP64 FP64 FP64				
INT32				INT32	FP32	FP32					
INT32	FP32 FP32	FP64	TENSOR CORE	INT32	FP32	FP32	FP64		TENSOR CORE		
INT32	FP32 FP32	FP64	4 th GENERATION	INT32	FP32	FP32	FP64		4 th GENERATION		
INT32	FP32 FP32	FP64		INT32	FP32	FP32	FP64				
INT32	FP32 FP32	FP64		INT32	FP32	FP32	FP64	ļ į			
INT32	FP32 FP32	FP64		INT32	FP32	FP32	FP64				
INT32	FP32 FP32	FP64		INT32	FP32	FP32	FP64				
	FP32 FP32	FP64		INT32	FP32	FP32	FP64				
INT32	FP32 FP32	FP64 FP64		INT32	FP32	FP32	FP64	1			
					10/ 1/		104		1.54	1.54	
ST	ST ST ST	ST ST	ST ST SFU	ST	ST S	T ST	ST	ST	ST	ST	SFU
	L0	Instruction C	ache			L0	Instructio	on Ca	iche		
	L0 Warp S	Instruction C	ache hread/clk)		V	L0 Varo Sc	Instructio	on Ca (32 fh	iche iread	(clk)	
	L0 Warp So Dispat	Instruction C cheduler (32 th	ache hread/clk)		V	L0 Varp Sc Dispat	Instructio	on Ca (32 th	iche iread/	(cik)	
	L0 Warp So Dispat	Instruction C cheduler (32 th ch Unit (32 th	ache hread/clk) read/clk)		V	L0 Varp Sc Dispate	Instructio cheduler (ch Unit (3	on Ca (32 th 32 thr	iread/ read/c	'cik) ilk)	
	L0 Warp So Dispat Registe	Instruction C cheduler (32 th ch Unit (32 th er File (16,384	ache hread/clk) read/clk) 4 x 32-bit)		R	L0 Varp Sc Dispate	Instructio cheduler ch Unit (3 r File (16	on Ca (32 th 32 thr 6,384	iche iread ead/c x 32	clk) lk) -bit)	
INT32	L0 Warp Sr Dispat Registe	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64	ache hread/clk) read/clk) 4 x 32-bit)	INT32	V R FP32	L0 Varp So Dispate Cegiste FP32	Instructio cheduler ch Unit (3 r File (16 FP <u>64</u>	on Ca (32 th 32 thr 6,384	iche iread/ ead/c x 32	'clk) Ik) -bit)	
INT32 INT32	L0 Warp Sr Dispat Registe FP32 FP32 FP32 FP32	Instruction C cheduler (32 th cch Unit (32 th er File (16,384 FP64 FP64	ache hread/clk) read/clk) 4 x 32-bit)	INT32 INT32	R FP32 FP32	L0 Varp Sc Dispate cegiste FP32 FP32	Instructio cheduler ch Unit (3 r File (16 FP64 FP64	on Ca (32 th 32 thr 6,384	iche iread/ ead/c	'clk) Ik) -bit)	
INT32 INT32 INT32	L0 Warp Sr Dispat Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction C cheduler (32 th cch Unit (32 th er File (16,384 FP64 FP64 FP64	ache hread/clk) read/clk) 4 x 32-bit)	INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32	Instruction cheduler (ch Unit (3) r File (16) FP64 FP64 FP64	on Ca (32 th 32 thr 6,384	iread read/c x 32	'clk) ilk) -bit)	
INT32 INT32 INT32 INT32 INT32	L0 Warp Sr Dispat Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64	ache hread/clk) read/clk) 4 x 32-bit)	INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32	L0 Varp So Dispate Registe FP32 FP32 FP32 FP32	Instruction cheduler (ch Unit (3) r File (16) FP64 FP64 FP64 FP64	on Ca (32 th 32 thro 6,384	iche iread/ ead/c x 32	clk) lk) -bit)	
INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp Sr Dispat Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64	ache hread/clk) read/clk) 4 x 32-bit)	INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp So Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction cheduler ch Unit (3 r File (16 FP64 FP64 FP64 FP64 FP64	on Ca (32 th 32 thr 6,384	iche iread/ ead/c	clk) ilk) -bit)	
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp Sr Dispat Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit)	INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp So Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16) FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	on Ca (32 th 32 thro 6,384	iche iread/ ead/c x 32	'clk) ilk) -bit)	
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp Sr Dispat Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp So Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16) FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	on Ca (32 th 32 thr 6,384	read/c ead/c x 32	'clk) :lk) -bit)	R CORE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp Sr Dispat Register FP32	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16) FP64	on Ca (32 th 32 thr 33 thr 5,384	TE 4 th	cik) .ik) -bit) NSO	R CORE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp Sr Dispat Register FP32 FP32 FP32 FP32	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16) FP64	on Ca (32 th 32 thr 6,384	read, read/ x 32	cik) ik) -bit) NSO GENI	R CORE ERATION
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp So Dispat Register FP32 FP32 FP32 FP32	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16) FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	on Ca (32 thr 32 thr 5,384	TE 4 th (cik) ik) -bit) NSO GENE	R CORE ERATION
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp So Dispat	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16) FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	on Ca (32 th 32 thr 33 thr 5,384	TE 4 th	icik) iik) -bit) NSO GENR	R CORE ERATION
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp So Dispat	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16) FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	on Ca (32 th 32 thr 33 thr 5,384	TE 4 th (icik) ik) -bit) NSO GENI	R CORE ERATION
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp So Dispat	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	PP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	on Ca (32 thr (32 thr (33 thr))))))))))))))))))))))))))))))))))))	read ead/o x 32	(clk) llk) -bit) NSO GENE	R CORE ERATION
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp So Dispat	Instruction C cheduler (32 th ch Unit (32 th cr File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3 r File (16) FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	on Ca (32 thr (32 thr (33 thr (33 thr (33 thr (33 thr (33 thr (33 thr (33 thr (33 thr)) (33 thr))) (33 thr)))(33 thr))(33 thr)))(33 thr)))(33 thr)))(33 th	read/ ead/c x 32	cik) ik) -bit) NSO GENI	R CORE ERATION
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp So Dispat Register FP32 FP32 FP32 FP32	Instruction C cheduler (32 th ch Unit (32 th ch Unit (32 th cr File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	ache hread/clk) read/clk) 4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp Sc Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction ch Unit (3) r File (16) FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	on Ca (32 thr (32 thr 5,384	TE 4 th (cik) lik) -bit) NSO GENE	R CORE ERATION
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	L0 Warp Sr Dispat Register FP32	Instruction C cheduler (32 th ch Unit (32 th er File (16,384 FP64 F	ache hread/clk) read/clk) 4 x 32-bit)	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	L0 Varp So Dispate Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Instruction Instr	on Ca (32 th 32 thr 5,384	TE 4 th (cik) ik) -bit) NSO GENE	R CORE ERATION

256 KB L1 Data Cache / Shared Memory

Tex

Tex

Tex

Tex

SM

Stream Multi-processor (SM) These are "**SIMD**" Processor Single Instruction Multiple Data

> A [0] B [0] C [0] A [1] B [1] C [1] A [2] B [2] C [2] A [3] B [3] C [3]

Differences

GPUs have less $CU \Rightarrow$ latency is higher

But GPUs have more "simple" cores \Rightarrow throughput is higher

 $GPUs \Rightarrow maximize \ throughput \ of \ all \ threads$ $CPUs \Rightarrow maximize \ latency \ of \ single \ thread$

Differences

Differences

Parallelism

Some problems are worth parallelizing

Some problems may not even be possible to parallelize (serial only algorithm)

Amdahl's law

Moving the goal post

Chang Florida

Overhead

Some problems are worth parallelizing

Some problems may not even be possible to parallelize (serial only algorithm)

Some problems require "new algorithm" and then accelerating via GPU (prediction of how good this will be is not easy to predict!)

GPUs are going to be more and more ubiquitous

But if we don't create algorithms for GPU we would not be able to use them at all

(Chance of winning a lottery is 1 / trillion But if you don't buy, chance is exactly 0)

Green computing

The Green500 showed that heterogeneous systems — those with accelerators like GPUs in addition to CPUs — are consistently the most energy-efficient ones.

Chang Florida

Alright fine! So how do I code?





Computer Unified Device Architecture (CUDA)

Compute Unified Device Architecture (CUDA) is a proprietary^[1] parallel computing platform and application programming interface (API) that allows software to use certain types of graphics processing units (GPUs) for accelerated general-purpose processing, an approach called general-purpose computing on GPUs (GPGPU). CUDA API and its runtime: The CUDA API is an extension of the C programming

We use CUDA

CUDA enabled GPUs





CUDA-Enabled Datacenter Products

Tesla Workstation Products

GPU	Compute Capability
Tesla K80	3.7
Tesla K40	3.5
Tesla K20	3.5
Tesla C2075	2.0
Tesla C2050/C2070	2.0

NVIDIA Data Center Products

GPU	Compute Capability
NVIDIA H100	9.0
NVIDIA L4	8.9
NVIDIA L40	8.9
NVIDIA A100	8.0
NVIDIA A40	8.6
NVIDIA A30	8.0
NVIDIA A10	8.6
NVIDIA A16	8.6
NVIDIA A2	8.6
NVIDIA T4	7.5
NVIDIA V100	7.0
Tesla P100	6.0
Tesla P40	6.1
Tesla P4	6.1
Tesla M60	5.2
Tesla M40	5.2
Tesla K80	3.7
Tesla K40	3.5
Tesla K20	3.5
Tesla K10	3.0

Introduction of CUDA programming



What you write:

It is an extension of C/C++ programming Very minimal difference from C/C++ programming

What you do:

Most of the time the steps are very similar

- Copy input data to GPU from the host
- Execute the code on GPU
- B Retrieve the output data from GPU back to host



A [0]		B [0]		C [0]
A [1]		B [1]		C [1]
A [2]	+	B [2]	Ξ	C [2]
A [3]		B [3]		C [3]



A [0]		B [0]	C [0]
A [1]		B [1]	C [1]
A [2]	+	B [2]	C [2]
A [3]		B [3]	C [3]



Repeat many times

A [0]		B [0]		C [0]
A [1]		B [1]		C [1]
A [2]	+	B [2]	=	C [2]
A [3]		B [3]		C [3]

Our approach today



We will first approach the CPU example and then GPU

Focusing on the bottomline i.e. speed up

Computing setup





Turn a Git repo into a collection of interactive notebooks

Have a repository full of Jupyter notebooks? With Binder, open those notebooks in an executable environment, making your code immediately reproducible by anyone, anywhere.

New to Binder? Get started with a Zero-to-Binder tutorial in Julia, Python, or R.

SitHub repo	sitory name or URL		
GITHUD -	nttps://gitnub.com/davidi	langeb/courses-nst-india-december2023	
Git ref (bran	ich, tag, or commit)	Path to a notebook file (optional)	
gpu		Path to a notebook file (optional)	File 🗸
Advanced	setting - sites and resource	e customizations 🌣	•
laun	ch		
āke me to J	upyterhub		
Copy the	URL below and share your B	Binder with others:	
	/binderhub.ssl-hep.org/	/v2/gh/davidlange6/courses-hsf-india-december2023/gpu	Ê
https:/			
https://	see the text below, paste it	t into your README to show a binder badge: <u>8</u> launch binder	•
https://	see the text below, paste it	it into your README to show a binder badge: 🔗 launch binder	•



nvidia-smi



nvidia-smi: NVIDIA System Management Interface program

- Command line utility
- Aids in the management and monitoring of NVIDIA GPU devices

	NVIDIA-S	MI 550.5	4.15		Driver	Version: 550.54.15	CUDA Versior +	12.4	 +
_	GPU Nam Fan Tem	e p Perf	1	Persiste Pwr:Usag	nce-M e/Cap	Bus-Id Disp.A Memory-Usage 	Volatile l GPU-Util 	Jncorr. ECC Compute M. MIG M.	
	0 NVI 28% 30	DIA GeFo C P8	rce GTX 10	080 Ti 8W /	0ff 250W	 00000000:DB:00.0 Off 0MiB / 11264MiB 	+0% 	N/A Default N/A	 +
									+
	GPU G I	s: I CI D ID	PID	Туре	Proces	ss name		GPU Memory Usage	
=	No runn	ing proc	esses four	 nd					

nvcc / .cu file



Compiling a CUDA program is similar to compiling a C/C++ program.

Cuda code should be typically stored in a file with extension .cu

NVIDIA provides a CUDA compiler called **nvcc**

nvcc is called for CUDA parts

gcc is called for c++ parts

nvcc converts .cu files into C++ for the host system and

CUDA assembly or binary instructions for the device

Our first program will be....



We will take a vector of size 10 million! and add them

And we will just repeat this 1000 times (for no good reason)

Vim



I use Vim extensively so I am going to start with installing Vim

\$ conda create -n env
\$ conda activate env
\$ conda install vim

Set up vim basic settings

\$ \	/im ~,	/.vimrc
press	i to	edit
press	esc	to quit edit
type	:wq	to quit editor

:iman ik <fsc></fsc>
syntax on
cot tobeton-0
set tabstup-o
set softtabstop=4
set shiftwidth=4
set expandtab
<pre>set cmdheight=2</pre>
set ruler
set hlsearch
set wildmenu
set number
set scrolloff=40
set nocursorcolumn
set nowrap
set list
<pre>set listchars=tab:>-</pre>
colorscheme delek

Create workdir



\$ mkdir workdir
\$ cd workdir

First we will create an empty main function



\$ vim vadd_host.cu

i

		_	_						
#inc	clude <iost< td=""><td>rea</td><td>am></td><td></td><td></td><td></td><td></td><td></td><td></td></iost<>	rea	am>						
int	main()								
{									
	// banner								
	<pre>std::cout</pre>	<<	"##	<i>t#######</i> #	+#########	#######	##"	<<	<pre>std::endl;</pre>
	<pre>std::cout</pre>	<<	"#				#"	<<	<pre>std::endl;</pre>
	<pre>std::cout</pre>	<<	"#	Vector	Additior	Prog.	#"	<<	<pre>std::endl;</pre>
	<pre>std::cout</pre>	<<	"#		(CPU)		#"	<<	<pre>std::endl;</pre>
	<pre>std::cout</pre>	<<	"#				#"	<<	<pre>std::endl;</pre>
	<pre>std::cout</pre>	<<	"##	#######################################	*#########	######	##"	<<	<pre>std::endl;</pre>
-	return 0;								
7									

Save and compile the program



Save to vadd_host.cu

Compile via

\$ nvcc vadd_host.cu -o vadd_host

Execute via

t (vodd	s jovyan@jupyter-p-2echang × +
≯ ∎/Vauu	<pre>(env) jovyan@jupyter-p-2echang-40ufl-2eeduresearch-2dsoftwa-2df-2dindia-2d:~/workdir\$./vadd_host</pre>
	######################################
	# # Vector Addition Prog. #
	# (CPU) _ #
	# #
	(env) jovyan@jupyter-p-2echang-40ufl-2eeduresearch-2dsoftwa-2df-2dindia-2d:~/workdir\$

We will first try the following coding



Initialize two size-N vectors in host (Allocate and Set)

floa floa floa	<pre>at* A_host = at* B_host = at* C_host =</pre>		<pre>float[n_ float[n_ float[n_</pre>	_data]; _data]; _data];
for {	(int i = 0;	i <	n_data;	++i)
}	A_host[i] = B_host[i] =	i; i *	pow(-1,	i);

For loop and sum them to compute the sum of two vectors

```
for (int i_data = 0; i_data < n_data; ++i_data)
{
    C_host[i_data] = A_host[i_data] + B_host[i_data];
}</pre>
```

We will first try the following coding



Initialize two size-N vectors in host (Allocate and Set)

floa floa floa	at* A_host = n at* B_host = n at* C_host = n	<pre>new float[n_data]; new float[n_data]; new float[n_data];</pre>	
for {	(int i = 0; i	i < n_data; ++i)	
}	A_host[i] = i B_host[i] = i	1; 1 * pow(-1, i);	

For loop and sum them to compute the sum of two vectors

```
for (int i_data = 0; i_data < n_data; ++i_data)
{
    for (int iop = 0; iop < n_ops; ++iop)
        C_host[i_data] = A_host[i_data] + B_host[i_data];
}</pre>
```

Some tools



C++ based timing tool

```
#include <chrono>
using namespace std::chrono;
...
auto start = high_resolution_clock::now();
...
auto end = high_resolution_clock::now();
...
```

float time = duration_cast<microseconds>(end - start).count() / 1000.;

Some tools



CUDA based Timing tool

```
// create event
cudaEvent_t startEvent, stopEvent;
cudaEventCreate(&startEvent);
cudaEventCreate(&stopEvent);
// float to read out time
float ms;
// before start
cudaEventRecord(startEvent, 0);
...
```

```
...
// end start
cudaEventRecord(stopEvent, 0);
cudaEventSynchronize(stopEvent);
```

```
// get the time
cudaEventElapsedTime(&ms, startEvent, stopEvent);
```

vadd_host.cu

```
#include <iostream>
#include <chrono>
using namespace std::chrono;
int main()
   // banner
   std::cout << "#</pre>
                                        #" << std::endl;</pre>
   std::cout << "# Vector Addition Prog. #" << std::endl;</pre>
   std::cout << "#</pre>
                          (CPU)
                                        #" << std::endl;</pre>
                                        #" << std::endl;</pre>
   std::cout << "#</pre>
   int n_data = 10000000;
   int n ops = 1000;
   auto start = high_resolution_clock::now();
   float* A host = new float[n data];
   float* B_host = new float[n_data];
   float* C_host = new float[n_data];
   for (unsigned int i = 0; i < n_data; ++i)</pre>
       A host[i] = i;
       B_{host}[i] = i * pow(-1, i);
   for (int i_data = 0; i_data < n_data; ++i_data)</pre>
       for (int iop = 0; iop < n ops; ++iop)
           C_host[i_data] = A_host[i_data] + B_host[i_data];
   auto end = high_resolution_clock::now();
   float time = duration cast<microseconds>(end - start).count() / 1000.;
   std::cout << "time: " << time << std::endl;</pre>
   return 0;
```

Chang Florida





More refined version here:

https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/ vadd_host.cu

Result



💵 jovyan@jupyter-p--researc 🗙

+





OK let's do the same thing on GPU





















We will start with the same file but add



```
#include <chrono>
using namespace std::chrono;
int main()
   // banner
   std::cout << "#</pre>
                                        #" << std::endl;</pre>
   std::cout << "# Vector Addition Prog. #" << std::endl;</pre>
   std::cout << "#</pre>
                          (CPU)
                                        #" << std::endl:
   std::cout << "#</pre>
                                        #" << std::endl;</pre>
   int n data = 10000000;
   int n ops = 1000;
   auto start = high_resolution_clock::now();
   float* A host = new float[n data];
   float* B host = new float[n data];
   float* C host = new float[n data];
    for (unsigned int i = 0; i < n_data; ++i)</pre>
       A host[i] = i;
       B_{host}[i] = i * pow(-1, i);
   for (int i_data = 0; i_data < n_data; ++i_data)</pre>
       for (int iop = 0; iop < n ops; ++iop)
           C_host[i_data] = A_host[i_data] + B_host[i_data];
   auto end = high_resolution_clock::now();
   float time = duration cast<microseconds>(end - start).count() / 1000.;
   std::cout << "time: " << time << std::endl;</pre>
   return 0;
```

#include <iostream>

I will add below the same thing but in GPU version

Allocating memory in GPU



Create pointers to the memory on device GPU

float* A_device;
float* B_device;
float* C_device;

Allocate memory on device GPU (the pointer points to GPU memory)

cudaMalloc((void**) &A_device, n_data * sizeof(float)); cudaMalloc((void**) &B_device, n_data * sizeof(float)); cudaMalloc((void**) &C_device, n_data * sizeof(float));

This is to pass it as generic pointer

Define the details

Above looks confusing but it's nothing more than following in GPU

" float* A_device = new float[N_data] "





Check whether it compiles

Now we set the memory



As any other memory once you create them we need to use it



set

But we do not have a way to access them from the host directly So we use following CUDA API to set the memory via copying content from host to device

cudaMemcpy(A_device, A_host, n_data * sizeof(float), cudaMemcpyHostToDevice);

Above looks confusing but it's "kind of like" the following

" A_device = A_host; "

(not quite but something like that)



Copy the inputs to GPU

Title Chang Florida Ē raw.githubusercontent.com/sgnoohc× tests - JupyterLab × + \sim ○ A = https://jupyterhub.ssl-hep.org/user/p.chang@uf ☆ $\widehat{\mathbf{M}}$ \bigtriangledown 上 57 \leftarrow ~ File Edit View Run Kernel Tabs Settings Help \sim jovyan@jupyter-p-2echang× +* 44 //= 45 //~*~*~*~*~*~*~*~*~*~*~*~*~*~*~*~*~* 0 \bigcirc 46 47 // GPU VERSION 48 蓋 49 // First declare some pointers 50 float* A_device; 51 float* B_device; \equiv 52 float* C_device; 53 54 cudaMalloc((void**) &A_device, n_data * sizeof(float)); 55 cudaMalloc((void**) &B_device, n_data * sizeof(float)); * 56 cudaMalloc((void**) &C_device, n_data * sizeof(float)); 57 cudaMemcpy(A_device, A_host, n_data * sizeof(float), cudaMemcpyHostToDevice); 58 59 cudaMemcpy(B_device, B_host, n_data * sizeof(float), cudaMemcpyHostToDevice); 60 61 return 0; **62** } "vadd_host.cu" 62L, 1776B written 59,26 Bot Simple 0 👜 Mem: 166.7... jovyan@jupyter-p-2echang-40ufl-2eedu--research-2dsoftwa-2df-2dindia-2... Ω 0 \$_
Title



Check whether it compiles

Telling GPU to execute some tasks



Now we can't directly access the memory content on device from host So how do we execute and perform tasks using them?

We use __global__ function.

When we write a function with preamble <u>global</u> the function is now a function that is to be executed on the GPU device. We call these "GPU Kernels"

Following is how it would look like: (if adding only once)

```
__global___ void vec_add(const float* A, const float* B, float* C, int n_data)
{
    int i_data = blockDim.x * blockIdx.x + threadIdx.x;
    if (i_data < n_data)
    {
        C[i_data] = A[i_data] + B[i_data];
    }
    return;</pre>
```

Telling GPU to execute some tasks



Now we can't directly access the memory content on device from host So how do we execute and perform tasks using them?

We use __global__ function.

When we write a function with preamble <u>global</u> the function is now a function that is to be executed on the GPU device. We call these "GPU Kernels"

Following is how it would look like: (if adding only once)

```
__global__ void vec_add(const float* A, const float* B, float* C, int n_data)
{
    int i_data = blockDim.x * blockIdx.x + threadIdx.x; What is this...??
    if (i_data < n_data)
    {
        C[i_data] = A[i_data] + B[i_data];
    }
    return;</pre>
```

Telling GPU to execute some tasks



Now we can't directly access the memory content on device from host So how do we execute and perform tasks using them?

We use <u>global</u> function.

When we write a function with preamble <u>global</u> the function is now a function that is to be executed on the GPU device. We call these "GPU Kernels"

Following is how it would look like: (if adding only once)

```
__global___ void vec_add(const float* A, const float* B, float* C, int n_data)
{
    int i_data = blockDim.x * blockIdx.x + threadIdx.x; What is this...??
    if (i_data < n_data)
    {
        C[i_data] = A[i_data] + B[i_data];
    }
    return;
}
No for loop...?</pre>
```



CUDA launches parallel SIMD jobs in multiple threads "Threads" are grouped into "Blocks" or "Thread Blocks" "Thread Blocks" are grouped into a "Grid"



CUDA launches parallel SIMD jobs in multiple threads "Threads" are grouped into "Blocks" or "Thread Blocks" "Thread Blocks" are grouped into a "Grid"

Huh?



In our case, a thread would be one addition of elements



How do we know?



Because each kernel is 1 single thread



In a single thread, one sum is done between elements



Each thread block contains multiple threads

Thread Block





usually can be up to 1024 threads per block max but depends on the GPU



Question



So if we have a vector of size 500 being added with another vector of size 500 what would be the total number of threads we need?

If we group each 200 threads as one thread block how many thread blocks do we need?



Set of thread block is called a "Grid"

Grid









If we have N = 100000 size vector			
We need total of 100000 threads	A [0]	B [0]	C [0]
If we group them by 256 threads	A [1]	B [1]	C [1]
We need int((100000-0.5)/256+1) blocks	+	=	
= 391 blocks	A [N]	B [N]	C [N]
Then we'd say our grid has 391 blocks		- []	

Thread indexing



So if there are so many threads, how does each thread know which one elements to add?

```
__global__ void vec_add(const float* A, const float* B, float* C, int n_data)
{
    int i_data = blockDim.x * blockIdx.x + threadIdx.x;
    if (i_data < n_data)
    {
        C[i_data] = A[i_data] + B[i_data];
    }
    return;
}</pre>
```

We use the following to specify which thread we want to work on and define what to do for a given thread

blockDim blockIdx threadIdx

blockldx.x / blockldx.y / blockldx.z





blockDim.x / blockDim.y / blockDim.z





Number of threads in each dimension of each block

blockDim.x / blockDim.y / blockDim.z





In our example





It's a 1 dimensional vector addition

```
So we will keep it simple and use 1 dimension only
  (In a later example we will use more dimension)
__global__ void vec_add(const float* A, const float* B, float* C, int n_data)
{
    int i_data = blockDim.x * blockIdx.x + threadIdx.x;
    if (i_data < n_data)
    {
        C[i_data] = A[i_data] + B[i_data];
    }
    return;
}</pre>
```



If we have N = 100000 size vector			
We need total of 100000 threads	A [0]	B [0]	C [0]
If we group them by 256 threads	A [1]	B [1]	C [1]
We need int((100000-0.5)/256+1) blocks	+	=	
= 391 blocks	A [N]	B [N]	C [N]
Then, we'd say our grid has 391 blocks			

But 391 × 256 = 100096. What's going on with extra 96?

Coming back to our example





That's why we have a check here

i_data may go up to 100096 but N_data = 100000 Then these threads do nothing (thread divergence)

How to call the __global__ function



vec_add<<<grid_size, block_size>>>(A_device, B_device, C_device, N_data);

It uses a special <<<, >>> notation

First argument: number of thread blocks Second argument: the size of the thread block or number of thread per block

This then launches a grid of blocks of threads





Imagine I have 9 x 15 threads to be done (perhaps it's a matrix multiplication to produce 9 x 15 matrix)





First with some domain knowledge you decide that "OK I think having 9 thread per thread block is reasonable"





Then, we would have a grid of size = 15 blocks





grid size = 15 blocks

block size = 9 threads





What is physically happening is that each thread block gets matched to a SM



If there are more resources available it will pack more jobs





What is physically happening is that each thread block gets matched to a SM









What is physically happening is that each thread block gets matched to a SM











What is physically happening is that each thread block gets matched to a SM









What is physically happening is that each thread block gets matched to a SM



In what order do the threads get executed?







What is physically happening is that each thread block gets matched to a SM



A "Warp" of 32 threads are executed at the same time







What is physically happening is that each thread block gets matched to a SM



A "Warp" of 32 threads are executed at the same time

Warp schedulers will orchestrate which warps to run







Warp scheduler decides what runs in what order (Not something we can really control)







Synchronization







Synchronization



256 threads



What if a MySecondTask's Warp starts before the last warp in MyFirstTask finishes...?



Synchronization




Synchronization





cudaDeviceSynchronize();

MySecondTask<<<2, 128>>>(...)







What is physically happening is that each thread block gets matched to a SM





What is physically happening is that each thread block gets matched to a SM



If there are more resources available it will pack more jobs





What is physically happening is that each thread block gets matched to a SM









What is physically happening is that each thread block gets matched to a SM











What is physically happening is that each thread block gets matched to a SM



A "Warp" of 32 threads are executed at the same time







What is physically happening is that each thread block gets matched to a SM



A "Warp" of 32 threads are executed at the same time

Warp schedulers will orchestrate which warps to run







Warp scheduler decides what runs in what order (Not something we can really control)







Synchronization







Finish coding up







More refined version is here:

https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/ vadd.cu

Result



jovyan@jupyter-p--researc × +(myenv) jovyan@jupyter-p--research-2dsoftwa-2---dindia-2dmay2024-2df6chacf8:~/hsf-india-examples\$./vadd # Vector Addition Program # # # (GPU) --- Input data --n data = 10000000 $n_{ops} = 1000$ --- GPU Kernel Launch Config --grid size: 39063 block size: 256 --- Sanity Check ---Printing last 10 result i: 9999990 C_host[i]: 2e+07 i: 9999991 C host[i]: 0 i: 9999992 C host[i]: 2e+07 i: 9999993 C_host[i]: 0 i: 9999994 C_host[i]: 2e+07 i: 9999995 C_host[i]: 0 i: 9999996 C host[i]: 2e+07 i: 9999997 C host[i]: 0 i: 9999998 C_host[i]: 2e+07 i: 9999999 C_host[i]: 0 --- Timing information ---time inititalizing : 141.945 ms time allocation : 129.967 ms time sending to GPU : 6.417 ms time executing on GPU : 104.64 ms time retrieving from GPU : 5.72 ms time total : 388.691 ms

We are adding a vector of size 10M

We are performing addition 1000 times (but we take final result of adding once)

> it is an unrealistic situation...

Time it took to create 10M length vectors Time it took to allocate memory on GPU Time it took to send data to GPU Time it took to perform addition 1000 times <u>Time it took to retrieve data from GPU</u>

Comparison





Comparison



If we had run with addition repeated only 10 time





Computing π



This time we will try to compute $\boldsymbol{\pi}$

Basic idea of computing π will be via throwing "darts" randomly at a quarter of a unit circle



Since the area of the quarter of a unit circle is $\pi/4$ we can estimate π as $\pi_{est} = 14 / (14+4) \times 4 = 3.11....$





Check it compiles

\$ nvcc rand.cu -o rand

Random number generation

#include <curand.h>
#include <curand_kernel.h>



We will use the CUDA's API tool to perform RNG

We will throw n_total_threads worth of "darts" so we setup states for those

// pointer to the array of "curandState" on the device
curandState* state_device;

// malloc array of random state
cudaMalloc((void**) &state_device, n_total_threads * sizeof(curandState));

Then we set their states using a GPU kernel defined like:

```
__global__ void setup_curandState(curandState* state)
{
    int idx = blockDim.x * blockIdx.x + threadIdx.x;
    curand_init(1234, idx, 0, &state[idx]);
}
```

Then we launch the kernel in a grid

setup_curandState<<<grid_size, block_size>>>(state_device);





Check it compiles



Chang





Check it compiles

Now we setup a counter



A counter in the device will count whether each dart thrown fell inside the quarter circle or not

	•	🖹 🗲 tests - JupyterLab X 🗘 hsf-india-examples/rand.cu at m X +		\sim
\leftarrow	ightarrow C G	A ➡ https://jupyterhub.ssl-hep.org/user/p.chang@uf ☆ ♥ ± €	ĥ 🕑 🙂	
().	File Edit \	View Run Kernel Tabs Settings Help		
	s_ jovyan@ju	upyter-p-2echang × +		° 0
	30 cui	randState* state_device;		
U	32 // 33 cuc	<pre>malloc array of random state daMalloc((void**) &state_device, n_total_threads * sizeof(curandState));</pre>		(
Ŵ	34 35 // 36 set	<pre>actually setup each random state with different index tup_curandState<<<grid_size, block_size="">>>(state_device);</grid_size,></pre>		ŧ
≣	37 38 // 39 cut	<pre>wait until all threads are done daDeviceSynchronize();</pre>		
*	41 // 42 int 43	<pre>setup a counter t* n_inside_device;</pre>		
	44 // 45 cuc	<pre>allocate memory daMalloc((void**) &n_inside_device, sizeof(int));</pre>		
	47 } "rand.cu" 4	47L, 1338B written 45,52	Bot	
S		1 s 0 @ Mem: 167.9 iovvan@iupvter-p-2echang-40ufl-2eeduresearch-2dsoftwa-2c	df-2dindia-2	. 0 \

157

"Inside? or outside?" kernel



We define a "dart throwing" function like the following



Now we throw darts like the following

throw_dart<<<grid_size, block_size>>>(state_device, n_inside_device);

"Inside? or outside?" kernel



We define a "dart throwing" function like the following



Now we throw darts like the following

throw_dart<<<grid_size, block_size>>>(state_device, n_inside_device);

atomicAdd



Each thread will try to count up the same memory This can create a race condition

Race condition is when the result can depend on which thread finishes first (or when)

To avoid this we need to "block" the counting so that no two process can access the same memory

atomicAdd provides such feature

atomicAdd(n_inside, 1);

multiple threads will try to increase n_inside but now it will be properly counted

Other atomic operations



Ξ	7.14. Atomic Functions
	□ 7.14.1. Arithmetic Functions
	7.14.1.1. atomicAdd()
	7.14.1.2. atomicSub()
	7.14.1.3. atomicExch()
	7.14.1.4. atomicMin()
	7.14.1.5. atomicMax()
	7.14.1.6. atomicInc()
	7.14.1.7. atomicDec()
	7.14.1.8. atomicCAS()



Chang



 \sim

0

 $\begin{bmatrix} \\ \\ \end{bmatrix}$

≣

*

Retrieving the result



Make a memory on host and copy back

```
// create a counter on host to copy device number to
int* n_inside_host = new int;
```

// copy the result to host
cudaMemcpy(n_inside_host, n_inside_device, sizeof(int), cudaMemcpyDeviceToHost);

Then use the value to compute pi

```
// estimate pi by counting fraction
double pi_estimate = (double) *n_inside_host / n_total_threads * 4.;
```

```
// print pi_estimate
std::cout << " --- Result ---" << std::endl;
std::cout << " pi_estimate: " << pi_estimate << std::endl;</pre>
```









More refined version is here: https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/ rand.cu
Result



(myenv) jovyan@jupyte ####################################	• r-presea •############	<pre>wrch-2dsoftwa-2dindia-2dmay2024-2d30ogek5h:~/hsf-india-examples\$ #</pre>	./rand
#		#	
# Computing Pi via	Darts	#	
#		#	
#######################################	' <i>#########</i> ##	<i>`#</i>	1
Input data			
grid_size =	: 65536		
block_size =	: 512		
total darts thrown =	: 33554432		
Result pi_estimate: 3.14147			

Title

UF Chang Florida

Matrix Summation



This time we will try adding a matrix to another matrix

For simplicity we will declare one matrix of 2048×2048 size with element of all set to 1

dim3



This time we will use a different object called "dim3" dim3 is basically a three tuple (x, y, z) that can hold three integer

example: dim3 block_size_ex1(16, 16, 16); dim3 block_size_ex2(16, 16, 1);

We can use this to launch 3d grid / 3d blocks

dim3



In our case we want to launch a 1 grid of 16 x 16 block So we define them like the following

```
// we will perform each element as one thread
int block_len = 16;
```

// then the block dimensions are defined
dim3 block_size(block_len, block_len, 1);

```
// compute number of blocks in each dimension
int grid_len = int(m_dim - 0.5) / block_len + 1;
```

// then for grid size needs to be computed to cover the entire elements
dim3 grid_size(grid_len, grid_len, 1);

And we can use it like the following kernel<<<grid_size, block_size>>>(...)

cudaMallocHost



Previously we have done something like this

float* A_host = new float[n_data];
float* B_host = new float[n_data];
float* C_host = new float[n_data];

But one could have instead done this

```
float* A_host;
float* B_host;
float* C_host;
cudaMallocHost((void**) &A_host, n_data * sizeof(float))
cudaMallocHost((void**) &B_host, n_data * sizeof(float))
cudaMallocHost((void**) &C_host, n_data * sizeof(float))
```

Why.....??

Copying data WHILE processing



One of the biggest power of GPU is that it can process data while copying stuff in the background!

This can help eliminate or reduce overhead!

For example consider the normal case

cudaMemcpy(..., cudaMemcpyHostToDevice); kernel<<<...,..>>>(...); cudaMemcpy(..., cudaMemcpyDeviceToHost);

This will process



If you repeatedly process this



Things will all happen in sequence

$$H \rightarrow D$$
 K $D \rightarrow H$ $H \rightarrow D$ K $D \rightarrow H$ $H \rightarrow D$ K $D \rightarrow H$

What if you could stagger?

If you repeatedly process this



Things will all happen in sequence

$$H \rightarrow D \quad K \quad D \rightarrow H \quad H \rightarrow D \quad K \quad D \rightarrow H \quad H \rightarrow D \quad K \quad D \rightarrow H$$

What if you could stagger?



You would win!

cudaStream



in order to stagger and schedule the cuda API or kernel calls, once has to define "lanes" or "streams"

Previously when nothing was specificed they were all running on the so-called "default lane"

default
lane
$$H \rightarrow D$$
K $D \rightarrow H$ $H \rightarrow D$ K $D \rightarrow H$ $H \rightarrow D$ K $D \rightarrow H$

cudaStream



in order to stagger and schedule the cuda API or kernel calls, once has to define "lanes" or "streams"

Previously when nothing was specificed they were all running on the so-called "default lane"



Instead one can define different streams and schedule them

stream1
$$H \rightarrow D$$
 K $D \rightarrow H$ stream2 $H \rightarrow D$ K $D \rightarrow H$ stream3 \cdots $H \rightarrow D$ K $D \rightarrow H$

Creating cudaStream





Simply create cudaStream_t objects

How do I schedule different cudaAPI/kernel to UF different streams?

For memory copy, we use

cudaMemcpyAsync

Assuming we have stream[0], stream[1], ... created, we would do

For Kernel calls



For kernel calls we add it to the fourth arguments

kernel<<<grid_size, block_size, 0, stream[1]>>>

(The third argument is not discussed today, it has to do with shared memory, but I have not particularly found good use of it, so I set it to 0 the default value)



Finish coding up



Refined example here: https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/ madd.cu

Title



jovyan@jupyter-p-2echang-40	ufl-2eeduresearch-2dsoftwa-2df-2dindia-2d:~\$./mad	d
#######################################	#####	
#	#	
# Matrix Sum	#	
<pre># (Overlap Transfer)</pre>	#	
#	#	
#######################################	\$####	
Sequential Run		
Time total (ms): 17.308865		
Overlapping Run		
Time total (ms): 9.332256		

Profiler



There are several profilers in Nvidia toolkit

Today I will use Nvidia Visual Profiler (nvvp) to show how the staggering of the data copy call vs. kernel calls look like

Once the program is compiled



nvvp ./madd

Non-staggered example



e e e 🖻 🖳 🚾 Turbo	VNC: c0308a-s33.ufhpc:2	× +						\sim
$\leftarrow \rightarrow$ C \textcircled{a}	○ A == htt	os://ood.rc.ufl.edu/pun/sys/dashb	pard/noVNC-1.1.0/vnc.html?utf8=\	√&autoconnect=true&path=r	node%2Fc0308a-s33.ufhpc%2F	4565%2Fweb 公	> ± <a>●	🕗 🙂 🛡 =
Applications 🔍 NVIDIA Vis	sual Profiler 🛛 🚬 Te	erminal - p.chang@c03					Mon 20 May,	21:52 Philip Chang
6			NVIDIA	Visual Profiler				^ _ ¤ X
<u>File View W</u> indow <u>Bun</u> <u>H</u>	elp							
📇 🔜 🖳 🛶 👒 • 1 🗨	QQIEIFI	s 🗸 🕹 🕹 🕹 / Å ·						
K *NewSession1 23		11						
	0.15 s	0.1525 s	0.155 s	0.1575 s	0.16 s	0.1625 s	0.165 s	0
Process "madd" (476842)								
Thread 1614176256								
L Runtime API	emopy ci	idaDeviceSyn cudaMemcpy	cudaMemcpy cudaDeviceSyn	n cudaMemopy - cudaMe	mcpy cudaDeviceSyn cuda	Memopy cudaMemopy	cudaDeviceSyn cudaMem	сру
L Driver API								
Profiling Overhead								
[0] NVIDIA GeForce RTX 208								
Context 1 (CUDA)								
🕒 🍸 MemCpy (HtoD)	Memcpy HtoD		Memopy HtoD	Memcpy	HtoD	Memcpy HtoD.		
MemCpy (DtoH)		Memcpy Dto		Memcpy Dto	Mem	cpy Dto	Memopy I	Dto
Compute	m	add(float*, flo	madd(float*, flo	p	madd(float*, flo		madd(float*, flo	
- 🝸 100.0% madd(flo		add(float*, flo:	madd(float*, flo	o	madd(float*, flo		madd(float*, flo	
Streams								
L Default	Memopy HtoD m	add(floats, flot., Memopy Dto	Memopy HtoD madd(floats, flo	Memcpy Dto Memcpy	HtoD madd float!, flo Mem	cpy Dto Memcpy HtoD.	. madd(float*, flo Memcpy I	Oto
L Stream 13								
Stream 14								
Stream 15								
Stream 16								
	•							Þ
	(Commence) Theorem	and Sources and Alter	manufic Transite	Particular in			M	
LE Analysis & GPU Details	s (summary) mil CPU I	Details I OpenACC Details (2)	OpenMP Details 🖾 Console 🛄	Settings		. — 🗆 🔟 Properties	123	- 0
	Rest	lits				Compute		
To enable kernel analysis stad	aes select a 🗎 🍈	Low Kernel / Memcpy Efficie	ncy [13.07731 ms / 13.44895 ms	s = 0.972]		✓ Duration		
host-launched kernel instance	e in the Th	The amount of time performing compute is low relative to the amount of time required for memcpy.					1	290.38364 ms
timeline.		Low Kernel Concurrency [24	096 µs / 7.31991 ms = 0.3%]			Kernels		13.1014 ms (1
Application	Th	e percentage of time when two k	ernels are being executed in par	allel is low.		More Compute	Utilization	4.5%
Data Movemoncurrency	v 🥺 🚽					Kernel Inv	vocations	9
Dependency Analysis	B							1
	_					4		•

Staggered example



• • • Vie TurboVNC	: c0308a-s33.ufhpc:2 × +						~
\leftarrow \rightarrow C \textcircled{a}	○ A = https://ood.rc.ufl.edu/	pun/sys/dashboard/noVNC-1.1.0)/vnc.html?utf8=√&autoconnect	=true&path=rnode%2Fc0308a-s3	3.ufhpc%2F4565%2Fweb ్గ	? ▽ ⊻ @) 台 🕐 😇 💙 😑
Applications NVIDIA Visual	Profiler 💽 Terminal - p.chang@	vc03	NVIDIA Visual Profiler			Mon 2	20 May, 21:53 Philip Chang
🛅 🖬 🖳 🖳 🖏 🗣 📢 + Í 🗨 🗨	🔍 (🖻 (F 🥆) 👗 🚊 🚛 (Δ.					
L *NewSession1 S	,						- 8
	0.2575 s	0.26 s	0.2625 s	0.265 s	0.2675 s	0.27 s	0.2725 s
 Process "madd" (476842) Thread 1614176256 Runtime API 		cud	aÈventSynchronize		cudaFreeHost	cudaPreeHost	cudaFree
Driver API Profiling Overhead (0) NVIDIA GeForce RTX 208 Context 1 (CUDA)							
Compute	Memcpy HtoD .	Memcpy HtoD Memcpy F Memcpy (madd(float*, fl	itoD [Memcpy HtoD [DtoH [Memcpy BtoH [Memcpy BtoH [Memcpy BtoH] MemcPy BtoH] MemcPy BtoH [MemcPy BtoH]	ncpy Dto Memopy Dto			
- ▼ 100.0% madd(flo		madd(float: fl madd(float: fl madd(floa	et, fi madd(float*, fi ma et, fi	d(floate, fl			
 Streams 							
- Stream 13	Memory HtoD	maddificart fi Memory (Drott Two				
L Stream 14 L Stream 15 L Stream 16		Memcpy HtoD madd(floa	ten fill Memcpy DtoH [Memcpy HtoD [ma toD [maddifloaten fill. Mer	diffoat , fi Memcpy Dto			
	1						
🕞 Analysis 🕱 📄 GPU Details (Si	mmary) 🧮 CPU Details 🗇 OpenAd	C Details The OpenMP Details	Console Settinos			Properties 🛛	
	Results				m	add(float*, float*, int, int)	_
To enable kernel analysis stages s host-launched kernel instance in t	select a the amount of time p	emcpy Efficiency [13.07731 r performing compute is low rela	ns / 13.44895 ms = 0.972] tive to the amount of time requ	iired for memcpy.	<u>More</u>	Duration Session	290.38364 ms
Application Data Movemoncurrency	Low Kernel Con The percentage of tir	currency [24.096 µs / 7.31991 ne when two kernels are being	ms = 0.3%] executed in parallel is low.		More	Kernel Invocations	13.1014 ms (1 9
Dependency Analysis					-		10070

Title

UF Chang Florida

Some tools



Parsing command line for large number

```
#include <cstdlib>
int main(int argc, charg** argv)
{
    unsigned long long int N_data = strtoull(argv[1], nullptr, 10);
}
```

Printing out information and putting requirements on input arguments

```
#include <iostream>
if (argc < 2)
{
    std::cout << "Usage:" << std::endl;
    std::cout << std::endl;
    std::cout << " " " << argv[0] << " N_data" << std::endl;
    std::cout << std::endl;
    std::cout << std::endl;
    std::cout << std::endl;
    return 1;
}</pre>
```