GPU Programming

HSF-India HEP Software Workshop May 21, 2024

Philip Chang University of Florida

1

Understand the guiding principles of parallel programming

Understand the guiding principles of parallel programming

Understand the guiding principles of parallel programming

Why do we need parallel programming?

Understand the guiding principles of parallel programming

Why do we need parallel programming?

Understand the guiding principles of parallel programming

Why do we need parallel programming?

Where is it going to shine?

Understand the guiding principles of parallel programming

Why do we need parallel programming?

Where is it going to shine?

Understand the guiding principles of parallel programming

Why do we need parallel programming?

Where is it going to shine?

What are the obstacles?

Understand the guiding principles of parallel programming

Why do we need parallel programming?

Where is it going to shine?

What are the obstacles?

How to think about parallel programming

Graphics Processing Units

GPU

The 20 Most Graphically Demanding PC Games

They're gorgeous, but these games have some high-spec GPU requirements. These are the most graphically demanding PC games to date.

BY CHARLES BURGAR UPDATED MAY 12, 2024

GPU is more than just gaming

VIDEO GAME MARKET SIZE 2023 TO 2033 (USD BILLION)

Source: https://www.precedenceresearch.com/video-game-market

Chang

GPU is more than just gaming

GRAPHIC PROCESSING UNIT (GPU) MARKET SIZE, 2022 TO 2032 (USD BILLION)

Source: www.precedenceresearch.com

Chang

You

Is GPU important for your model?

ChatGPT

Sure! GPUs are super important for models like mine. Here's why:

- 1. Speeding Up Training: Training a model like ChatGPT involves crunching through tons of data and tweaking billions of parameters. GPUs can handle many tasks at once, making this process way faster.
- 2. Quick Responses: When you use a model like this, you want quick answers. GPUs help deliver fast responses because they can process multiple things at the same time.
- 3. Handling Big Models: Models like ChatGPT are huge, and GPUs have the memory and power to manage these large models efficiently.
- 4. Managing Multiple Requests: GPUs can handle lots of requests simultaneously, which is great for providing smooth and efficient service, even when many people are using it at once.
- 5. Energy Efficiency: Even though they use a lot of power, GPUs are more efficient than CPUs for the kind of parallel tasks needed in Al.

So GPUs are important

So GPUs are important

So GPUs are important

So how does this fit into our HEP computing?

Florida

Computing

Computing

Computing Challenges

O Read Data From where do we read? (near? far? network?) How fast can we read? (network bottleneck? spinning disk?)

² Process Data How do we process? (which algorithm? which workflow?) Where do we process? (laptop? data center? supercomputing center?) Which architecture? (CPU? GPU? FPGA? ARM?) Which software? (Excel?? ROOT? Columnar?)

⁸ Store Data Where do we store? (near? far?) What format? (Disk? Tape?) What schema? (Various data tier? split up? object storage?)

Computing Challenges

O Read Data From where do we read? (near? far? network?) How fast can we read? (network bottleneck? spinning disk?)

² Process Data How do we process? (which algorithm? which workflow?) Where do we process? (laptop? data center? supercomputing center?) Which architecture? (CPU? GPU? FPGA? ARM?) Which software? (Excel?? ROOT? Columnar?)

⁸ Store Data Where do we store? (near? far?) What format? (Disk? Tape?) What schema? (Various data tier? split up? object storage?)

Office of

Science

FNFRG

Computing in the HL-LHC Era

- Simple extrapolation leads to an unsustainable place
	- If the current software and computing approach is applied, costs can quickly exceed the entire U.S. HEP budget ("\$1B problem")
- Our goal is to match demonstrable experiment needs with a realistic funding profile - we want the science to succeed
	- How do the software and computing models evolve?
		- much was developed beginning 15 years ago
		- they need to function 15 years from now
	- To what extent can we leverage HPC capabilities?
	- What is the optimum balance between CPU, disk, and networking?
	- R&D investments: what activities are being done or planned to address the HL-LHC software and computing challenges?
- " What is the optimum balance between people and hardware?
	- Goal: assess computing resources and needs early enough to help inform experiments and funding agencies for successful operations during the HL-LHC era
- " For efforts towards a strategic plan, HEP Software Foundation prepared Community White Paper: https://arxiv.org/pdf/1712.06982.pdf (Dec. 2017)
	- Additional documentation prepared by the LHC experiments during last few years

Office of **Science**

Computing in the HL-LHC Era

- If the current software and computing approach is applied, costs can quickly exceed the entire U.S. HEP budget ("\$1B problem")
- Our goal is to match demonstrable experiment needs with a realistic funding profile - we want the science to succeed
	- How do the software and computing models evolve?
		- · much was developed beginning 15 years ago
		- they need to function 15 years from now
	- To what extent can we leverage HPC capabilities?
	- What is the optimum balance between CPU, disk, and networking?
	- R&D investments: what activities are being done or planned to address the HL-LHC software and computing challenges?
- " What is the optimum balance between people and hardware?
	- Goal: assess computing resources and needs early enough to help inform experiments and funding agencies for successful operations during the HL-LHC era
- For efforts towards a strategic plan, HEP Software Foundation prepared **Community White Paper: https://arxiv.org/pdf/1712.06982.pdf (Dec. 2017)**
	- Additional documentation prepared by the LHC experiments during last few years

CMS Phase-2 Computing Model: Update Document (CMS-NOTE-2022-008)

https://cds.cern.ch/record/2815292?ln=en

Generation, simulation and reconstruction on GPUs 8.3

The solid architecture and robust implementation of the CMSSW framework, and its future planned developments, allow us to focus on what work can be offloaded on GPUs in the best possible way. Algorithms do not simply need to be ported, but rather re-invented to run on GPUs, taking advantage of both traditional and Machine Learning approaches. In the following we present a selection of the most prominent ongoing efforts in CMS, anticipating that

So let's talk about GPUs!

Central Processing Unit (CPU)

Used in most of our computers Takes various instructions *serially* in performing tasks

Central Processing Units (CPUs)

Memory Logic

More logic units in same space = more transistors

Faster clocking = higher frequency

(Also need to catch up with how to push in the data)

Multicore was needed

 $Power \sim 1W$ Power ~ 64W

Power ~ (freq)3

Single core 1 GHz Four cores 1 GHz

ECPU

<u>in nin</u>

1 - 1 - 1 - 1

Chang Florida

Scaling of serial performance have reached its peak

Processors are not getting faster in clock cycle but getting diverse

Graphics Processing Units (GPUs)

GPU devotes more silicons to computing

Central Processing Units (CPUs)

Memory Logic

One of the latest GPUs

H100

14592 cores

Death of Moore's Law

Huang's law

 \overline{X}_{Δ} 3 languages \sim

Article **Talk**

View history Read **Edit** Tools \sim

From Wikipedia, the free encyclopedia

Huang's law is an observation in computer science and engineering that advancements in graphics processing units (GPUs) are growing at a rate much faster than with traditional central processing units (CPUs). The observation is in contrast to Moore's law that predicted the number of transistors in a dense integrated circuit (IC) doubles about every two years.^[1] Huang's law states that the performance of GPUs will more than double every two

years.^[2] The hypothesis is subject to questions about its validity.

History [edit]

The observation was made by Jensen Huang, the chief executive officer of Nvidia, at its 2018 GPU Technology Conference (GTC) held in San Jose, California.^[3] He observed that Nvidia's GPUs were "25 times faster than five years ago" whereas Moore's law would have expected only a ten-fold increase.^[2] As microchip components become smaller, it became harder for chip advancement to meet the speed of Moore's law.^[4]

An RTX 4090, the most recent flagship card in Nvidia's GeForce series, with 82.58 TFLOPS at

Cang prida

So how does having many cores help?

H100 example

H100 example

H100 example

L1 Instruction Cache

 $\overline{\text{SM}}$

Stream Multi-processor (SM) These are "**SIMD**" Processor Single Instruction Multiple Data

L1 Instruction Cache

 $\overline{\text{SM}}$

Stream Multi-processor (SM) These are "**SIMD**" Processor Single Instruction Multiple Data

A [0] A [1] A [2] A [3] **+** B [0] B [1] B [2] B [3] **=** C [0] C [1] C [2] C [3]

Differences

GPUs have less $CU \Rightarrow$ latency is higher

But GPUs have more "simple" cores \Rightarrow throughput is higher

GPUs ⇒ *maximize throughput of all threads CPUs* ⇒ *maximize latency of single thread*

Differences

45

Differences

Parallelism

Some problems are worth parallelizing

Some problems may not even be possible to parallelize (serial only algorithm)

Amdahl's law

Moving the goal post

Overhead

Some problems are worth parallelizing

Some problems may not even be possible to parallelize (serial only algorithm)

Some problems require "new algorithm" and then accelerating via GPU (prediction of how good this will be is not easy to predict!)

GPUs are going to be more and more ubiquitous

But if we don't create algorithms for GPU we would not be able to use them at all

(Chance of winning a lottery is 1 / trillion But if you don't buy, chance is exactly 0)

Green computing

The Green500 showed that heterogeneous systems - those with accelerators like GPUs in addition to CPUs are consistently the most energy-efficient ones.

Chang Florida

Alright fine! So how do I code?

Computer Unified Device Architecture (CUDA)

Compute Unified Device Architecture (CUDA) is a proprietary^[1] parallel computing platform and application programming interface (API) that allows software to use certain types of graphics processing units (GPUs) for accelerated general-purpose processing, an approach called general-purpose computing on GPUs (GPGPU). CUDA API and its runtime: The CUDA API is an extension of the C programming

We use CUDA

CUDA enabled GPUs

CUDA-Enabled Datacenter Products

Tesla Workstation Products

NVIDIA Data Center Products

Introduction of CUDA programming

What you write:

It is an extension of C/C++ programming Very minimal difference from C/C++ programming

What you do:

Most of the time the steps are very similar

- **O** Copy input data to GPU from the host
- ➋ Execute the code on GPU
- ➌ Retrieve the output data from GPU back to host

A [0] A [1] A [2] A [3] **+** B [0] B [1] B [2] B [3] **=** C [0] C [1] C [2] C [3]

Repeat many times

Our approach today

We will first approach the CPU example and then GPU

Focusing on the bottomline i.e. *speed up*

Computing setup

Turn a Git repo into a collection of interactive notebooks

Have a repository full of Jupyter notebooks? With Binder, open those notebooks in an executable environment, making your code immediately reproducible by anyone, anywhere.

New to Binder? Get started with a Zero-to-Binder tutorial in Julia, Python, or R.

nvidia-smi

nvidia-smi: NVIDIA System Management Interface program

- Command line utility
- Aids in the management and monitoring of NVIDIA GPU devices

nvcc / .cu file

Compiling a CUDA program is similar to compiling a C/C++ program.

- Cuda code should be typically stored in a file with extension .cu
- NVIDIA provides a CUDA compiler called **nvcc**
- nvcc is called for CUDA parts
- gcc is called for c++ parts
- nvcc converts .cu files into C++ for the host system and
- CUDA assembly or binary instructions for the device

Our first program will be….

We will take a vector of size 10 million! and add them

And we will just repeat this 1000 times (for no good reason)

Vim

I use Vim extensively so I am going to start with installing Vim

\$ conda create -n env \$ conda activate env \$ conda install vim

Set up vim basic settings

Create workdir

 $\frac{1}{3}$ mkdir workdir
\$ cd workdir cd workdir

First we will create an empty main function

vim vadd_host.cu $\frac{1}{2}$

IJ

 $\dot{1}$

Save and compile the program

Save to vadd_host.cu

Compile via

\$ nvcc vadd_host.cu -o vadd_host

Execute via

We will first try the following coding

Initialize two size-N vectors in host (Allocate and Set)

For loop and sum them to compute the sum of two vectors

```
for (int i_data = 0; i_data < n_data; ++i_data)
\{C_{\text{host}}[i_{\text{data}}] = A_{\text{host}}[i_{\text{data}}] + B_{\text{host}}[i_{\text{data}}];}
```
We will first try the following coding

Initialize two size-N vectors in host (Allocate and Set)

For loop and sum them to compute the sum of two vectors

```
for (int i_data = 0; i_data < n_data; ++i_data)
\{for (int iop = 0; iop < n_ops; +iop)
           C_{\text{host}}[i_{\text{data}}] = A_{\text{host}}[i_{\text{data}}] + B_{\text{host}}[i_{\text{data}}];}
```
Some tools

C++ based timing tool

```
#include <chrono>
using namespace std:: chrono;
…
auto start = high_resolution_clock::now();
…
auto end = high_resolution_clock::now();
…
                                              measures time between
```
float time = duration_cast<microseconds>(end - start).count() / 1000 .;

Some tools

CUDA based Timing tool

```
// create event
cudaEvent_t startEvent, stopEvent;
cudaEventCreate(&startEvent);
cudaEventCreate(&stopEvent);
// float to read out time
```

```
float ms;
```
…

```
// before start
cudaEventRecord(startEvent, 0);
```

```
…
…
// end start
cudaEventRecord(stopEvent, 0);
cudaEventSynchronize(stopEvent);
```

```
// get the time
cudaEventElapsedTime(&ms, startEvent, stopEvent);
```
vadd host.cu

```
#include <iostream>
#include <chrono>
using namespace std:: chrono;
int main()
\{11 banner
    std::cout << "#########################" << std::endl;
    std::count << "##'' \leq std::endl;
    std::cout << "# Vector Addition Prog. #" << std::endl;
    std::count \leq "#(CPU)
                                              \#'' \leq std::endl;
    std::count << "##'' \leq std::endl;
    std::count << "#########################" << std::endl:
    int n_data = 10000000;int n_ops = 1000;
    auto start = high\_resolution\_clock::now();float* A host = new float [n] data];
    float* B_host = new float[n_data];
    float* C_host = new float[n_data];
    for (unsigned int i = 0; i < n data; ++i)
        A host [i] = i;
        B_{\text{host}}[i] = i * pow(-1, i);for (int i_data = 0; i_data < n_data; ++i_data)
        for (int iop = 0; iop < n ops; ++iop)
             C_{\text{host}[i_{\text{data}}]} = A_{\text{host}[i_{\text{data}}]} + B_{\text{host}[i_{\text{data}}]}auto end = high\_resolution\_clock::now();float time = duration_cast<microseconds>(end - start).count() / 1000.;std::cout << "time: " << time << std::endl;
    return 0;
```


More refined version here:

[https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/](https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/vadd_host.cu) [vadd_host.cu](https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/vadd_host.cu)

Result

s. jovyan@jupyter-p--researc \times

 $^{+}$

OK let's do the same thing on GPU

We will start with the same file but add


```
#include <chrono>
using namespace std::chrono;
int main()
{
     // banner
     std::cout << "#########################" << std::endl;
     std::cout << "# #" << std::endl;
     std::cout << "# Vector Addition Prog. #" << std::endl;
     std::cout << "# (CPU) #" << std::endl;
    std::count \ll "# \qquad \qquad \qquad #" \ll std::end!;std::cout << "########################" << std::endl;
    int n_data = 10000000;
    int n_{\text{op}} = 1000;
    auto start = high\_resolution\_clock::now();
    float* A host = new float[n data];
    float* B_host = new float[n_data];
    float* C host = new float[n data];
    for (unsigned int i = 0; i < n data; ++i)
\overline{\phantom{a}}A host[i] = i;
        B[host[i] = i * pow(-1, i);
 }
    for (int i_data = 0; i_data < n_data; ++i_data)
\overline{\phantom{a}}for (int iop = 0; iop < n ops; ++iop)
            C_host[i_data] = A_host[i_data] + B_host[i_data]; }
    \overline{a}uto end = high_resolution_clock::now();
    float time = duration cast<microseconds>(end - start).count() / 1000.;
    std::count \ll "time: " \ll time \ll std::end; return 0;
}
```
#include <iostream>

I will add below the same thing but in GPU version

Allocating memory in GPU

Create pointers to the memory on device GPU

float $*$ A device; float* B device; float* C_device;

Allocate memory on device GPU (the pointer points to GPU memory)

cudaMalloc((void**) &A_device, n_data * sizeof(float)); cudaMalloc((void**) &B device, n data * sizeof(float)); cudaMalloc((void**) &C_device, n_data * sizeof(float));

> This is to pass it as generic pointer

Define the details

Above looks confusing but it's nothing more than following in GPU

" float A_device = new float[N_data] "*

Check whether it compiles

Now we set the memory

As any other memory once you create them we need to use it

But we do not have a way to access them from the host directly So we use following CUDA API to set the memory via copying content from host to device **Set**

cudaMemcpy(A_device, A_host, n_data * sizeof(float), cudaMemcpyHostToDevice);

Above looks confusing but it's "kind of like" the following

" A_device = A_host; " (not quite but something like that)

Copy the inputs to GPU

Title Chang Florida 虛 raw.githubusercontent.com/sgnoohcX tests - JupyterLab \times $^{+}$ \checkmark ○ A = https://jupyterhub.ssl-hep.org/user/p.chang@uf ☆ ⋒ \heartsuit 飞 \odot ך 5 \leftarrow \blacktriangleright File Edit View Run Kernel Tabs Settings Help \checkmark s. jovyan@jupyter-p-2echang \times $\boldsymbol{+}$ $\frac{\partial}{\partial t}$ 44 $1/5$ 45 O \odot 46 47 // GPU VERSION 48 蛬 49 // First declare some pointers 50 float* A_device; 51 float* B_device; $\mathrel{\mathop:}=$ 52 float* C_device; 53 54 cudaMalloc((void**) &A_device, n_data * sizeof(float)); 55 cudaMalloc((void**) &B_device, n_data * sizeof(float)); × 56 cudaMalloc((void**) &C_device, n_data * sizeof(float)); 57 cudaMemcpy(A_device, A_host, n_data * sizeof(float), cudaMemcpyHostToDevice); 58 59 cudaMemcpy(B_device, E_host, n_data * sizeof(float), cudaMemcpyHostToDevice); 60 61 return 0 ; 62 } "vadd_host.cu" 62L, 1776B written 59,26 Bot Simple 0 章 Mem: 166.7... jovyan@jupyter-p-2echang-40ufl-2eedu--research-2dsoftwa-2df-2dindia-2... \Box $\mathbf 0$ $|s_-\|$
Title

Check whether it compiles

Telling GPU to execute some tasks

Now we can't directly access the memory content on device from host So how do we execute and perform tasks using them?

We use __global __ function.

When we write a function with preamble q_1 alobal q_2 the function is now a function that is to be executed on the GPU device. We call these "GPU Kernels"

Following is how it would look like: (if adding only once)

```
\_\_global\_\_ void vec_add(const float\ast A, const float\ast B, float\ast C, int n\_\data)
{
    int i data = blockDim.x * blockIdx.x + threadIdx.x;
     if (i_data < n_data)
\overline{\mathcal{L}}C[i_data] = A[i_data] + B[i_data]; }
     return;
}
```
Telling GPU to execute some tasks

Now we can't directly access the memory content on device from host So how do we execute and perform tasks using them?

We use __global__tunction.

}

When we write a function with preamble q dobal the function is now a function that is to be executed on the GPU device. We call these "GPU Kernels"

Following is how it would look like: (if adding only once)

```
\_\_global\_\_ void vec_add(const float\ast A, const float\ast B, float\ast C, int n\_\data)
{
 int i_data = blockDim.x * blockIdx.x + threadIdx.x;
What is this…??if (i data < n data)
\overline{\mathcal{L}}C[i_data] = A[i_data] + B[i_data]; }
     return;
```
Telling GPU to execute some tasks

Now we can't directly access the memory content on device from host So how do we execute and perform tasks using them?

We use __global_tunction.

When we write a function with preamble q dobal the function is now a function that is to be executed on the GPU device. We call these "GPU Kernels"

Following is how it would look like: (if adding only once)

```
\_\_global\_\_ void vec_add(const float\ast A, const float\ast B, float\ast C, int n\_\data)
{
 int i_data = blockDim.x * blockIdx.x + threadIdx.x;
What is this…??
    if (i data < n data)
\overline{\mathcal{L}}C[i_data] = A[i_data] + B[i_data]; }
     return;
}
                                           No for loop…?
```


CUDA launches parallel SIMD jobs in multiple threads "Threads" are grouped into "Blocks" or "Thread Blocks" "Thread Blocks" are grouped into a "Grid"

CUDA launches parallel SIMD jobs in multiple threads "Threads" are grouped into "Blocks" or "Thread Blocks" "Thread Blocks" are grouped into a "Grid"

Huh?

In our case, a thread would be one addition of elements

How do we know?

Because each kernel is 1 single thread

In a single thread, one sum is done between elements

Each thread block contains multiple threads

Thread Block

usually can be up to 1024 threads per block max but depends on the GPU

Question

So if we have a vector of size 500 being added with another vector of size 500 what would be the total number of threads we need?

If we group each 200 threads as one thread block how many thread blocks do we need?

Set of thread block is called a "Grid"

Grid

Thread indexing

So if there are so many threads, how does each thread know which one elements to add?

```
_global__ void vec_add(const float* A, const float* B, float* C, int n_data)
{
    int i_data = blockDim.x * blockIdx.x + threadIdx.x;if (i data < n data)
\overline{\mathcal{L}}C[i_data] = A[i_data] + B[i_data]; }
     return;
}
```
We use the following to specify which thread we want to work on and define what to do for a given thread

blockDim blockIdx threadIdx

blockIdx.x / blockIdx.y / blockIdx.z

blockDim.x / blockDim.y / blockDim.z

Number of threads in each dimension of each block

blockDim.x / blockDim.y / blockDim.z

In our example


```
(In a later example we will use more dimension)
 global__ void vec_add(const float* A, const float* B, float* C, int n_data)
{
   int i data = blockDim.x * blockIdx.x + threadIdx.x;
      (i data \lt n data)
   \{C[i_data] = A[i_data] + B[i_data]; }
    return;
```
}

But 391 × *256 = 100096. What's going on with extra 96?*

Coming back to our example

That's why we have a check here

 i data may go up to 100096 but N data = 100000 Then these threads do nothing (thread divergence)

How to call the __global__ function

vec_add<<<grid_size, block_size>>>(A_device, B_device, C_device, N_data);

```
It uses a special <<<, >>>> notation
```
First argument: number of thread blocks Second argument: the size of the thread block or number of thread per block

This then launches a grid of blocks of threads

Imagine I have 9 x 15 threads to be done (perhaps it's a matrix multiplication to produce 9 x 15 matrix)

First with some domain knowledge you decide that "OK I think having 9 thread per thread block is reasonable"

Then, we would have a grid of $size = 15$ blocks

grid size $= 15$ blocks block size $= 9$ threads

What is physically happening is that each thread block gets matched to a SM

If there are more resources available it will pack more jobs

What is physically happening is that each thread block gets matched to a SM

What is physically happening is that each thread block gets matched to a SM

What is physically happening is that each thread block gets matched to a SM

What is physically happening is that each thread block gets matched to a SM

In what order do the threads get executed?

What is physically happening is that each thread block gets matched to a SM

A "Warp" of 32 threads are executed at the same time

What is physically happening is that each thread block gets matched to a SM

A "Warp" of 32 threads are executed at the same time

> Warp schedulers will orchestrate which warps to run

Warp scheduler decides what runs in what order (Not something we can really control)

Synchronization

Synchronization

…

…

…

What if a MySecondTask's Warp starts before the last warp in MyFirstTask finishes…?

Synchronization

Synchronization

cudaDeviceSynchronize();

MySecondTask<<<2, 128>>>(…)

What is physically happening is that each thread block gets matched to a SM

What is physically happening is that each thread block gets matched to a SM

If there are more resources available it will pack more jobs

What is physically happening is that each thread block gets matched to a SM

What is physically happening is that each thread block gets matched to a SM

done

What is physically happening is that each thread block gets matched to a SM

A "Warp" of 32 threads are executed at the same time

done

What is physically happening is that each thread block gets matched to a SM

A "Warp" of 32 threads are executed at the same time

> Warp schedulers will orchestrate which warps to run

Warp scheduler decides what runs in what order (Not something we can really control)

Synchronization

Finish coding up

More refined version is here:

[https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/](https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/vadd.cu) [vadd.cu](https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/vadd.cu)

Result

s jovyan@jupyter-p--researc \times \pm (myenv) jovyan@jupyter-p--research-2dsoftwa-2---dindia-2dmay2024-2df6chacf8:~/hsf-india-examples\$./vadd # Vector Addition Program # # # (GPU) --- Input data --n data = 10000000 $n_{.}$ ops = 1000 --- GPU Kernel Launch Config --grid_size: 39063 block size: 256 --- Sanity Check ---Printing last 10 result i: 9999990 C_host[i]: 2e+07 i: 9999991 C host[i]: 0 i: 9999992 C_host[i]: 2e+07 i: 9999993 C_host[i]: 0 i: 9999994 C_host[i]: 2e+07 i: 9999995 C_host[i]: 0 i: 9999996 C_host[i]: 2e+07 i: 9999997 C host[i]: 0 i: 9999998 C_host[i]: 2e+07 i: 9999999 C_host[i]: 0 --- Timing information --time inititalizing : 141.945 ms time allocation $: 129.967$ ms time sending to GPU : 6.417 ms time executing on GPU $: 104.64 ms$ time retrieving from GPU : 5.72 ms time total $: 388.691 ms$

We are adding a vector of size 10M

We are performing addition 1000 times (but we take final result of adding once)

> it is an unrealistic situation…

Time it took to create 10M length vectors Time it took to perform addition 1000 times Time it took to allocate memory on GPU Time it took to send data to GPU Time it took to retrieve data from GPU

Comparison

Comparison

If we had run with addition repeated only 10 time

Computing π

This time we will try to compute π

Basic idea of computing π will be via throwing "darts" randomly at a quarter of a unit circle

Since the area of the quarter of a unit circle is $\pi/4$ we can estimate π as π_{est} = 14 / (14+4) \times 4 = 3.11…..

Check it compiles

\$ nvcc rand.cu -o rand

Random number generation

#include <curand.h> #include <curand kernel.h>

We will use the CUDA's API tool to perform RNG

We will throw n_total_threads worth of "darts" so we setup states for those

// pointer to the array of "curandState" on the device curandState* state_device;

// malloc array of random state cudaMalloc((void**) &state_device, n_total_threads * sizeof(curandState));

Then we set their states using a GPU kernel defined like:

```
\_global\_ void setup_curandState(curandState\ast state)
{
    int idx = blockDim.x * blockIdx.x + threadIdx.x; curand_init(1234, idx, 0, &state[idx]);
}
```
Then we launch the kernel in a grid

setup_curandState<<<grid_size, block_size>>>(state_device);

Check it compiles

Check it compiles

Now we setup a counter

A counter in the device will count whether each dart thrown fell inside the quarter circle or not

157

"Inside? or outside?" kernel

We define a "dart throwing" function like the following

Now we throw darts like the following

throw_dart<<<grid_size, block_size>>>(state_device, n_inside_device);

"Inside? or outside?" kernel

We define a "dart throwing" function like the following

Now we throw darts like the following

throw_dart<<<grid_size, block_size>>>(state_device, n_inside_device);

atomicAdd

Each thread will try to count up the same memory This can create a race condition

Race condition is when the result can depend on which thread finishes first (or when)

To avoid this we need to "block" the counting so that no two process can access the same memory

atomicAdd provides such feature

atomicAdd(n_inside, 1);

multiple threads will try to increase n_inside but now it will be properly counted

Other atomic operations

Retrieving the result

Make a memory on host and copy back

```
 // create a counter on host to copy device number to
int* n inside host = new int;
```
 // copy the result to host cudaMemcpy(n_inside_host, n_inside_device, sizeof(int), cudaMemcpyDeviceToHost);

Then use the value to compute pi

```
 // estimate pi by counting fraction
double pi_estimate = (double) *n\_inside\_host / n_total_threads * 4.;
```

```
 // print pi_estimate
std::cout << " --- Result ---" << std::endl;
 std::cout << " pi_estimate: " << pi_estimate << std::endl;
```


More refined version is here: [https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/](https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/rand.cu) [rand.cu](https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/rand.cu)
Result

Title

UF
Chang
Florida

Matrix Summation

This time we will try adding a matrix to another matrix

For simplicity we will declare one matrix of 2048×2048 size with element of all set to 1

dim3

This time we will use a different object called "dim3" dim3 is basically a three tuple (x, y, z) that can hold three integer

```
example:
     dim3 block_size_ex1(16, 16, 16); 
      dim3 block_size_ex2(16, 16, 1);
```
We can use this to launch 3d grid / 3d blocks

dim3

In our case we want to launch a 1 grid of 16 x 16 block So we define them like the following

```
// we will perform each element as one thread
int block len = 16;
```
// then the block dimensions are defined dim3 block size(block len, block len, 1);

```
// compute number of blocks in each dimension
int grid len = int(m_dim - 0.5) / block_len + 1;
```
// then for grid size needs to be computed to cover the entire elements dim3 grid size(grid len, grid len, 1);

And we can use it like the following kernel<<<grid_size, block_size>>>(…)

cudaMallocHost

Previously we have done something like this

 $float* A host = new float[n data];$ $float* B_host = new float[n_data];$ $float*$ C_host = new float[n_data];

But one could have instead done this

```
float* A host;
float* B_host;
float* C_host;
cudaMallocHost((void**) &A_host, n_data * sizeof(float))
cudaMallocHost((void**) &B_host, n_data * sizeof(float))
cudaMallocHost((void**) &C_host, n_data * sizeof(float))
```
Why…..??

Copying data WHILE processing

One of the biggest power of GPU is that it can process data while copying stuff in the background!

This can help eliminate or reduce overhead!

For example consider the normal case

cudaMemcpy(…, cudaMemcpyHostToDevice); kernel<<<…,…>>>(…); cudaMemcpy(…, cudaMemcpyDeviceToHost);

This will process

If you repeatedly process this

Things will all happen in sequence

$$
H \rightarrow D \qquad K \qquad D \rightarrow H \qquad H \rightarrow D \qquad K \qquad D \rightarrow H \qquad H \rightarrow D \qquad K \qquad D \rightarrow H
$$

What if you could stagger?

If you repeatedly process this

Things will all happen in sequence

$$
H \rightarrow D \qquad K \qquad D \rightarrow H \qquad H \rightarrow D \qquad K \qquad D \rightarrow H \qquad H \rightarrow D \qquad K \qquad D \rightarrow H
$$

What if you could stagger?

$$
H \rightarrow D
$$

$$
H \rightarrow D
$$

$$
K
$$

$$
H \rightarrow D
$$

$$
K
$$

$$
D \rightarrow H
$$

$$
H \rightarrow D
$$

$$
K
$$

$$
D \rightarrow H
$$

You would win!

cudaStream

in order to stagger and schedule the cuda API or kernel calls, once has to define "lanes" or "streams"

Previously when nothing was specificed they were all running on the so-called "default lane"

$$
\text{default} \quad H \rightarrow D \quad K \quad D \rightarrow H \quad H \rightarrow D \quad K \quad D \rightarrow H \quad H \rightarrow D \quad K \quad D \rightarrow H
$$

cudaStream

in order to stagger and schedule the cuda API or kernel calls, once has to define "lanes" or "streams"

Previously when nothing was specificed they were all running on the so-called "default lane"

^H→^D ^K ^D→^H ^H→^D ^K ^D→^H ^H→^D ^K ^D→^H default lane

Instead one can define different streams and schedule them

stream1 stream2 stream3 H→D K D→H H→D K D→H H→D K D→H

Creating cudaStream

Simply create cudaStream_t objects

How do I schedule different cudaAPI/kernel to different streams? Chang Florida

For memory copy, we use

cudaMemcpyAsync

Assuming we have stream[0], stream[1], … created, we would do

cudaMemcpyAsync(a_device, a host, ntot*sizeof(float), cudaMemcpyHostToDevice, stream[1])

For Kernel calls

For kernel calls we add it to the fourth arguments

kernel<<<grid_size, block_size, 0, stream[1]>>>

(The third argument is not discussed today, it has to do with shared memory, but I have not particularly found good use of it, so I set it to 0 the default value)

Finish coding up

Refined example here: [https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/](https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/madd.cu) [madd.cu](https://raw.githubusercontent.com/sgnoohc/hsf-india-examples/main/madd.cu)

Title

Profiler

There are several profilers in Nvidia toolkit

Today I will use Nvidia Visual Profiler (nvvp) to show how the staggering of the data copy call vs. kernel calls look like

Once the program is compiled

nvvp ./madd

Non-staggered example

Staggered example

Title

UF
Chang
Florida

Some tools

Parsing command line for large number

```
#include <cstdlib>
int main(int argc, charg** argv)
{
    unsigned long long int N_data = strtoull(argv[1], nullptr, 10);
}
```
Printing out information and putting requirements on input arguments

```
#include <iostream>
if (argc < 2)
{
     std::cout << "Usage:" << std::endl;
     std::cout << std::endl;
    std::cout << " " << argv[0] << " N_data" << std::endl;
     std::cout << std::endl;
     std::cout << std::endl;
     return 1;
}
```