

DRD7


Questions:

What the key technologies will be? What the state of formation of the international collaboration is? Who is involved from the UK? What the priority projects are (areas we'd like to bid for funds for)

and what future experiments they will support....

Marcus French Detector & Electronics Division UKRI STFC, RAL

Also member of DRD7 Steering Committee



THE 2021 ECFA DETECTOR RESEARCH AND DEVELOPMENT ROADMAP

The European Committee for Future Accelerators Detector R&D Roadmap Process Group




ECFA European Committee for Future Accelerator

DRD7 – A reminder of the key objectives

Advance the state-of-the-art in performance of electronics and data processing Improve and develop further common standards, methodologies, and IP Build expertise, increase efficiency and decrease duplication of effort Provide facilities and tools for R&D in the community, with long-term continuity

- **DRDT 7.1** Advance technologies to deal with greatly increased data density
- DRDT 7.2 Develop technologies for increased intelligence on the detector
- **DRDT 7.3** Develop technologies in support of 4D- and 5D-techniques
- DRDT 7.4 Develop novel technologies to cope with extreme environments and required longevity
- **DRDT 7.5** Evaluate and adapt to emerging electronics and data processing technologies



Data
dens

										2040				
Data density	High data rate ASICs and systems	7.1					*							
	New link technologies (fibre, wireless, wireline)	7.1		Ō	Ŏ	Ō.							•	Ď ၊
	Power and readout efficiency	7.1					۴ 🥚	•						Ď
Intelligence	Front-end programmability, modularity and configurability	7.2											(
on the	Intelligent power management	7.2					÷				Ŏ			Ď
detector	Advanced data reduction techniques (ML/AI)	7.2		T	Ť	T					Ŏ		(Ď
4D-	High-performance sampling (TDCs, ADCs)	7.3					•						•	Ď
	High precision timing distribution	7.3			Ŏ	Ŏ		•			Ŏ			Ď ၊
techniques	Novel on-chip architectures	7.3	Ó		Ŏ	Ŏ					Ŏ			Ď
Future	Radiation hardness	7.4			Ŏ	Ŏ							•	Ď
Extreme environments	Cryogenic temperatures	7.4					Ī						(ŏ
and longevity	Reliability, fault tolerance, detector control	7.4												Ď
	Cooling	7.4					÷	•					•	Ď 🛛
Emerging technologies	Novel microelectronic technologies, devices, materials	7.5			Ŏ	Ó							•	Ď
	Silicon photonics	7.5		Ī	Ó				Ŏ	Ó	Ŏ	Ŏ		Ď
	3D-integration and high-density interconnects	7.5					۴ 🛑				Ó			Ď
	Keeping pace with, adapting and interfacing to COTS	7.5		Ō	Ŏ	Ŏ	Ó	•		Ó	Ó	Ó		Ď 💧

DRD

< 2030



2040

2030-2035

> 2045

DRD7 – Status and key dates

- Step 1a (Mar Jun 2023): convenors
- Step 1b (Mar Jul 2023): technical committee
- Step 2 (July Aug 2023): Letter of Intent
- Step 3 (Sep Oct 2023): second DRD7 workshop
- shower Step 4a (Sep – Nov 2023): initial set of project
- Step 4b (Sep Nov 2023): nation
- Step 5 (Dec 2023): DP roposal
- Step 6 (2024 on): Projects art in national communities

- seeks expressions of interest in specific projects defines few initial priority projects with rel
- - set DRD

submit to the

to other DRDs plans

ther DRDs

ganisation + list of researchers and institutes

ailed proposals for the initial projects.

uss areas of common interest.

pen to both LoI signatories and other institutes seeking to join the effort

take account of feedback from the DRDC

- planned and costed in detail

 - discuss with national funding agencies define likely participation and resource envelope for the initial projects
- submit to the DRDC
- includes resource-loaded plans for the initial projects
- take into account feedback from the DRDC,
- make proposals to their funding agencies
- start projects as resources are allocated

=> from 2024 onwards: annual DRD7 workshops

fantial community interest

DRD7 – Status and key dates

- Step 1a (Mar Jun 2023): convenors
- Step 1b (Mar Jul 2023): technical committee
- Step 2 (July Aug 2023): Letter of Intent
- Step 3 (Sep Oct 2023): second DRD7 worksh
- Step 4a (Sep Nov 2023): initial set
- Step 4b (Sep Nov 2023)

mmunities

- Step 5 (Deo2023): DRD7 Collaboration Proposal (Feb 2024)
- Step 6 (2024 on): Projects start in national communities

Submitted to DRDC in late Feb 2024

- Currently under review with some informal feedback so far
- Will discuss with Thomas Bergauer planned for early May
- Next annual workshop planned for September 9th -10th at CERN


- includes resource-loaded plans for the initial projects
- take into account feedback from the DRDC,
- make proposals to their funding agencies
- start projects as resources are allocated

February 29, 2024 Jerome Baudot¹, Marcus French², Ruud Kluit³, Angelo Rivetti⁴, Frank Simon^{5,} Francois Vasey^{6,*} (DRD7 Steering Committee) Marlon Barbero⁷, Sophie Baron⁶, Giulio Borghello⁶, Michele Caselle⁵, Davide Ceresa⁶ Francesco Crescioli⁸, Manuel Da Rocha Rolo⁴, Oscar Augusto De Aguiar Francisco⁹, Conor Fitzpatrick⁹, Marek Idzik¹⁰, Kostas Kloukinas⁶, Szymon Kulis⁶, Xavi Llopart Cudie⁶, Niko Neufeld⁶, Jeffrev Prinzie¹¹, Iain Sedgwick², Walter Snoevs⁶, Jan Troska⁶, Mark Willoughby (DRD7 Working Group Conveners Co-chairs of the Steering Comn Jniversité de Strasbourg, CNRS, IPHC, Strasl ²UKRI-STEC RAL, Chilton, Didcot, Oxfordshire, UK ³NIKHEF, Amsterdam, Netherlands ⁴INFN, Torino, Italy ⁵Karlsruhe Institute of Technology, Karlsruhe, German ⁶CERN, Geneva, Switzerland ⁷CPPM, Aix-Marseille Université, CNRS/IN2P3, France ⁸Université Paris Cité, CNRS, LPNHE, Paris, France University of Manchester, Manchester, UF ⁰AGH University, Krakow, Poland ¹Katholieke Universiteit, Leuven, Belgium Contents 28 2 Collaborating Institutes 28 3 Organisation of the Collaboration 32 4 Description of the Working Groups and Projects 33 5 Working Group 1: Data density and power efficiency Project 7.1.a 5.2 Project 7.1.b 37 6 Working Group 2: Intelligence on the detector 6.2 Project 7.2.c

DRD 7: Proposal for an R&D Collaboration on: Electronics and On-Detector Processing

The DRD7 Collaboration

DRD7 – A broad range of technology



WG 7.1: Data density and power efficiency

Szymon Kulis (CERN), Jeffrey Prinzie (KU Leuven), Jan Troska (CERN)

- High data-rate ASICs and systems
- New link technologies, including silicon photonics technology
- Power conversion and efficiency optimisation

WG 7.2: Intelligence on the detector

Davide Ceresa (CERN), Francesco Crescioli (IN2P3-LPNHE), Frédéric Magniette (IN2P3-LLR)

- Front-end programmability and modular design
- Intelligent power management
- Advanced data reduction techniques

WG 7.3: 4D and 5D techniques

Sophie Baron (CERN), Marek Idzik (AGH-Kracow), Adriano Lai (INFN-Cagliari)

- High-performance sampling
- High-precision timing distribution
- Novel on-chip architectures

WG 7.4: Extreme environments

Giulio Borghello (CERN), Oscar Francisco (Uni-Manchester), Manuel Rolo (INFN-Torino)

- Cryogenic technology and operation
- Thermal management of ASICs
- Radiation hardness

WG 7.5: Backend systems and COTS

Conor Fitzpatrick (Uni Manchester), Niko Neufeld (CERN), NN

- Use and adaptation of advanced COTS technologies
- Real-time software and firmware development
- System-level control and readout

WG 7.6: Complex imaging ASICs and technologies

Marlon Barbero (IN2P3-CPPM), Michele Caselle (KIT), Iain Sedgwick (RAL), Walter Snoeys (CERN)

- Common access framework to selected imaging technologies
- Common IP for imaging ASICs
- 3D integration and interconnects

WG 7.7: Tools and technologies

Kostas Kloukinas (CERN), Xavi Llopart (CERN), Mark Willoughby (RAL)

- Access and support to qualified technologies and tools
- Investigation of emerging microelectronics technologies
- Support and training for device and systems development and verification
- Common IP and design reuse

$\mathbf{DRD7} - \mathbf{Abr}^{\mathrm{B.1}}$		Working Group 7.1: Data density and power efficiency	38	power efficiency
		B.1.1 Project 7.1a: Silicon Photonics Transceiver Development	38	zie (KU Leuven), Jan Troska (CERN)
		B.1.2 Project 7.1b: Powering Next Generation Detector Systems	43	stems ding silicon photonics technology
		B.1.3 Project 7.1c: The WADAPT (Wireless Allowing Data and Power Transmis-		ency optimisation
		sion) Project	48	e detector
	DRDT 1.1 Improve time and spatial resolution for gas long-term stability R 9	Working Group 7.2: Intelligence on the detector	54	Crescioli (IN2P3-LPNHE), Frédéric Magniette
Gaseous	DRDT1.2 Achieve tracking in gaseous detectors with d D. 2 in large volumes with very low material budge schemes	B.2.1 Project 7.2b: Radiation Tolerant RISC-V System-On-Chip	54	and modular design
	DRDT 1.3 Develop environmentally friendly gaseous of areas with high-rate capability DRDT 1.4 Achieve high sensitivity in both low and high		59	
	DRDT 2.1 Develop readout technology to increase sp	B.2.2 Project 7.2c: Virtual Electronic System Prototyping		
Liquid	DRDT 2.2 Advance noise reduction in liquid detectors B.3 thresholds	Working Group 7.3: 4D and 5D techniques		ques : (AGH-Kracow), Adriano Lai (INFN-Cagliari)
Liquid	DRDT 2.3 Improve the material properties of target ar in liquid detectors	B.3.1 Project 7.3a: High performance TDC and ADC blocks at ultra-low power .	64	
	DRDT 2.4 Realise liquid detector technologies scalab large systems	B.3.2 Project 7.3b1 Strategies for characterizing and calibrating sources impacting		pution
Collid	DRDT 3.1 Achieve full integration of sensing and micr CMOS pixel sensors DRDT 3.2 Develop solid state sensors with 4D-capab	time measurements	69	nents
state	calorimetry DRDT 3.3 Extend capabilities of solid state sensors to fluences	B.3.3 Project 7.3b2: Timing Distribution Techniques	73	ancisco (Uni-Manchester), Manuel Rolo (INFN-
_	DRDT 3.4 Develop full 3D-interconnection technologi in particle physics B.4	Working Group 7.4: Extreme environments	77	peration
PID and	DRDT 4.1 Enhance the timing resolution and spectral detectors DRDT 4.2 Develop photosensors for extreme environ	B.4.1 Project 7.4a: modelling and Development of Cryogenic CMOS PDKs and IP	77	
Photon	DRDT 4.3 Develop RICH and imaging detectors with resolution timing	B.4.2 Project 7.4b: Radiation Resistance of Advanced CMOS Nodes	82	
	DRDT 4.4 Develop compact high performance time-c DRDT 5.1 Promote the development of advanced quan DRDT 5.2 Investigate and adapt state-of-the-art deve	•		and COTS r), Niko Neufeld (CERN), NN
	technologies to particle physics			r), Niko Neuteia (CERN), NN nced COTS technologies
	DRDT 5.3 Establish the necessary frameworks and m exploration of emerging technologies DRDT 5.4 Develop and provide advanced enabling cap:	Working Group 7.5: Backend systems and commercial-off-the-shelf components	92	ware development
	DRDT 6.1 Develop radiation-hard calorimeters with energy and timing resolution DRDT 6.2 Develop high-granular calorimeters with mission	B.5.1 Project 7.5a: DAQOverflow		adout
	for optimised use of particle flow methods DRDT 6.3 Develop calorimeters for extreme radiation	B.5.2 Project 7.5b: From Front-End to Back-End with 100GbE	96	ASICs and technologies lichele Caselle (KIT), Iain Sedgwick (RAL), Walter
	DRDT7.1 Advance technologies to deal with greatly i B.6	Working Group 7.6: Complex imaging ASICs and technologies	101	inchere Caselle (KF), fait Seugwick (KAL), waiter
Electronics	DRDT7.2 Develop technologies for increased intellige DRDT7.3 Develop technologies in support of 4D- and	B.6.1 Project 7.6a: Common Access to Selected Imaging Technologies	101	to selected imaging technologies
Liectionics	DRDT 7.4 Develop novel technologies to cope with ex- required longevity DRDT 7.5 Evaluate and adapt to emerging electronics	B.6.2 Project 7.6b: Shared access to 3D integration	106	nects
-	technologies DRDT 8.1 Develop novel magnet systems B.7		110	ogies
	DRDT 8.2 Develop improved technologies and system DRDT 8.3 Adapt novel materials to achieve ultralight,	B.7.1 A Hub-based structure	110	part (CERN), Mark Willoughby (RAL)
	precision mechanical structures. Develop I Interfaces. DRDT 8.4 Adapt and advance state-of-the-art system	B.7.2 Hub roles and requirements	111	fied technologies and tools licroelectronics technologies
	DCT1 Establish and maintain a European coordinated			vice and systems development and verification
	instrumentation DCT 2 Develop a master's degree programme in instr	B.7.3 Timeline	111	е

DRD7 – UK involvement

Overall - 20 Staff Years out of 118 (so 17%)

Average of ~6.5 per year including academia and NL

	Data density and power efficiency	Intelligence on detector	4D and 5D technology	Extreme environments	Backend systems	Complex ASICs	Total Grand Total
	WG7.1.a WG7.1.b WG7.1.c	WG7.2.b WG7.2.c	WG7.3.5 WG7.3.51 WG7.3.52	WG7.4.5 WG7.4.6 WG7.4.c	WG 7.5.a WG 7.5.b	WG7.8.3 WG7.8.b	
	1	1			1	1	2
					1	1	2 1 1 4 2 4 2
ac uk		1	1		1 1	2 1	1 4
	-	1			1	1	1
l. Naturk	1	1	1 1	1	1	1	
n olaciuk hulaciuk		1	1	1	1	-	
and nun					10 million 100 mil		4



Email address



Institute

ountry

Note these numbers do not include any UK Hub activity!

1

9 1

1T 10 5

15

2

20

118

DRD7 – WP7

Hub based structure:

- Enable the successful use of advanced CMOS and EDA by the community

- Ensure professional standards of design and verification

- Facilitate collaboration and IP sharing between institutes

- Establishing this year, so we need to know UK requirements



Facilities Council

B.7 Working Group 7.7: Tools and Technologies

In response to the DRD7 projects detailed above and those related to electronics in other DRDs, and in order to manage ASIC-related design risks in our distributed community, the Steering Committee invites Conveners of WG7.7 to create and steer a task force that will propose an implementation solution for a hub-based structure for ASICs developments.

B.7.1 A Hub-based structure

A few central ASIC development centres defined as 'Hubs' will be established with CERN as the lead focus. On behalf of the DRD7 Collaboration, these Hub centres will be available to support best practice design of a selection of large and complex DRD sponsored ASIC projects within their region.

The overall goal of this Hub-based structure is to:

- Establish and maintain access, for the community at large, to state-of-the art microelectronics technologies and EDA software tools through regional collaboration and coordination
- Ensure a professional approach to prototyping and production fabrication cycles by delivering best practice in design, verification and foundry submission,
- Facilitate collaborative work across distributed design teams establishing the necessary infrastructure for IP block sharing, and
- Follow rigorous project review and submission processes to manage risks and control changes in projects

The Hub institutes will collaborate with their wider region's design groups to deliver a wide programme of sophisticated, complex or large size DRD-sponsored ASICs. They will contribute by ensuring thorough planning, review and design validation in all design fabrication cycles. Then, working with CERN and other Hubs, they will plan and coordinate foundry access for these projects over their lifetime.

In addition, the Hub institutes will collectively:

- Provide access to necessary technical support for projects to ensure rigorous completion of all design validation and foundry design rules checks. Maintain signoff checklists, foundry submission check lists and 'lessons learned' logs to support each other and build best practice
- Coordinate fabrication manufacturing runs and IP library access in partnership with supported foundries, CERN ASIC support and Foundry Services and Europractice
- Maintain a master list of all current projects to enhance global overview and forecast foundry access, and
- Provide advice in ensuring that projects are correctly resourced for the anticipated goals

Locally, in their region, Hub institutes will also:

- Lead the preparation and management of IP sharing agreements that meet the needs of their region
- Ensure that the strict end-use rules, export controls and taxation issues in each region are recognised, understood and met by their community, and
- Engage with their local funding agencies to ensure that support and submission management costs are planned for and included in projects.

The overall objective of the above is to support the wider community so that everyone can continue to contribute and innovate new electronic systems in the knowledge that with their Hub partner they will be able to implement successful ASIC production solutions for their experiments, when needed by the experimental programme. The best way to achieve this objective at projectlevel is to include from the beginning a Hub institute in all the most complex and risky DRDsponsored ASIC projects.

B.7.2 Hub roles and requirements

Hub centres will be expected to be equipped and have all the resources and skills necessary to develop and submit full-scale ASICs to supported foundry(ies), making best use of state-of-the-art practices and tools. In addition, they must demonstrate their ability to support a reasonable number of community projects in their region. Practically, Hubs are expected to be large established institutions or national laboratories. Hubs might adopt an infrastructure setup resembling the CERN ASIC support and Foundry service model. This would involve personnel working on design projects and providing support services as necessary.

As members of the DRD7 collaboration, Hubs will participate in Working Group WG7.7 (tools and technologies). They will collectively maintain their expertise through appropriate training, collaboration with industry and engagement in ASIC design projects. They will, wherever necessary, develop "common design platforms" incorporating design kits, IP libraries and design flows and provide long-term maintenance, technical support and training. Funding of Hub support will be achieved directly via centralised national channels, or indirectly via the projects requesting support.

The list of Hub institutes will be agreed and reviewed periodically by the DRD7 collaboration. In their preparation for complex projects, the community will be invited to discuss and agree the level of Hub involvement required with their regional Hub centre. This could range from active design and/or verification work to just engagement with design reviews.

The DRDC may, based on expert reviews, recommend that a Hub institute is added to the list of project participants, in case it judges that the design is too challenging for the project team as


CERN, as lead focus, will coordinate the overall structure and undertake central roles including;

- Negotiating legal and commercial aspects for accessing new technologies on behalf of the community
- Maintaining a list of Institutes eligible to collaborate on NDA protected technologies
- Providing technical support and training to Hub Institutes
- Working with Hub institutes to develop "common design platforms" and to facilitate maintenance, technical support, training and collaboration, and
- Assisting in supporting the wider community when circumstances prevent a regional Hub from doing so

B.7.3 Timeline

The timeline for the taskforce to propose an implementation solution to the Hub-based model sketched above is 12 months. The proposal will identify the hub institutes and their interactions, the supported technologies and target projects, and will propose a roadmap for presenting, discussing and rolling out the new structure for the DRD community.

DRD7 Case study – Vision of a common interfacing ASIC components



Proposed common interface ASIC for detector readout, timing, & control

Science and

Our goal is to develop and demonstrate specialised FE ASICs to a common industrystandard off-detector interface in rad hard 28nm

- STFC TD involvement across both DRD7 and DRD3 activities
- More funding will be needed downstream for a serious level of commitment
- Early work will help define link specifications and protocols
- ASIC emulation in FPGA using RISC-V/SoC open-source solutions
- Study & design of IPs necessary for 10 / 25 / 100Gb Ethernet cores



6.1 Project 7.2.b

DRD7 – Vision


The project aims to develop a radiation-hardened System-On-Chip (SoC) based on the RISC-V ISA standard.


	Project Name	Radiation Tolerant RISC-V System-On-Chip (WG7.2.b)					
		Develop a radiation-hardened SoC based on the RISC-V ISA					
	Project Description	standard according to the roadmap defined in M7.2b.1. Topics: 1- SoC architectures	e of specialised FE ASICs to a				
Datalink &		2- Radiation Tolerance design methodology,	ndard off-detector interface.				
buffer buffer		3- Verification methodology,					
Datalink &		4- SoC generator toolchain. Duration 5-6 years.	tudy to STEC				
buffer DMA Buffer I		Duration 5-6 years. Develop a technology and a design platform to anticipate and	tudy to STFC				
Datalink & DiviA	Innovative/strategic vision	adapt the challenges and opportunities of the future Electronic	Grant Submission Feb 2024				
buffer		systems and IC design.	I Grant Submission Feb 2024				
Datalink &		The following targets will be defined in M7.2b.2:	requested for TD involvement				
buffer	Performance Target	Processing Speed Power Consumption	requested for TD involvement				
\uparrow \uparrow \downarrow		Radiation Tolerance	7 and DRD3 activities				
		Memory and Storage					
Bus fal		Communication Interfaces Scalability and Flexibility	ll be needed for a serious level				
Watchdog		Verification and Testing					
	Milestones and	M7.2b.1 - Rad-Tol RISC-V SoC roadmap (12M)					
Clock & power control	Deliverables	M7.2b.2 - SoC architectures proposal (24M)	and a the set of the s				
		D7.2b.3 - Rad-Tol SoC building block test chip (36M) Electronics Engineering - Digital Design	specifications and protocols.				
SEU-tolerant Scala	Multi-disciplinary,	mary, Computer Science - Embedded Systems					
▲	cross-WG content	Systems Engineering - Integration and Testing	n FPGA using RISC-V/SoC open-				
		DE: FH Dortmund BE: KU Leuven					
December 1 and a first offerer Ad		CERN					
Proposed common interface AS	Contributors	UK: UKRI-STFC RAL	f IPs necessary for 10 / 25 /				
& сс	Contributors	UK: Royal Holloway University Of London					
		UK: University of Warwick UK: University of Bristol	cores.				
		US: Fermilab					
Science and	Available resources -	6.15 FTE/year					
Technology	2024-26 -	40 kEUR/year					
Facilities Council	Resource request - 2024-26 -	7.9 FTE/year 21.7 kEUR/year	Jniversity of				
	2023-20 -	21.1 REOR/ year	BRISTOL				
	OF LONDON THE OTHERSILY OF THE	THE UNIVERSITY OF WARWICK	DIGITUL				

DRD7 – Background 28nm design experience at RAL

- Funded 3-year programme (2024/25 final year)
- 2 Test-structure ASICs submitted 25th October 2023 including:
 - Rail-to-Rail Amplifiers PMOS & NMOS Reference Drivers
 - Beta-Multiplier & Voltage Bandgap
 - 10-bit IDAC & 10-bit VDAC
 - SLVS Clock Receiver, CML Output Driver & 2.4GHz PLL
 - Triplicated high-speed digital circuitry
 - Low-jitter LGAD Front-end
 - Vernier Delay Line TDC building blocks







← YELNIX

DRD7 – Current priorities for RAL TD this FY


- Testing and irradiation of 28nm IP (with help from Birmingham & Oxford Uni.)
- Consider Ethernet requirements, in particular the Physical Layer & identify required IP for development (What IP already exists in the community?)
- Develop targeted IP for 25Gb Ethernet for new 28nm test structure towards start of 2025
- Need to establish the UK Hub and ensure the UK needs are fully represented



Other recent work:



DRD7 – Summary, overall purpose and activities



Purpose

- Advance the state-of-the-art in performance and deliverability of detector electronics and data processing
- Build expertise, improve and develop further common standards, methodologies, and IP for implementation of electronic and data processing systems
- Increase efficiency and **decrease duplication** of effort in detector electronics development
- Provide facilities and tools for R&D in the community, with long-term continuity.

Activities

- Oversee, drive and coordinate strategic R&D in electronics for particle physics
- Support and maintain an active and well connected R&D community
- Promote and maintain a **connection between the developers and users** of future electronic systems
- Coordinate cross-European access to technologies, tools, and knowledge
- Interface with other DRDs in areas of common interest, undertaking joint projects



Thank you



Twitter:@STFC_matters

YouTube: Science and Technology Facilities Council