



SoM specifications' review

(Manoel Barros Marin & Kiran Mushtaq Ahmed)

21/03/2024 – BI Technical Board

Outline

- **Introduction**
- **SoM specifications**
- **Development status**
- **Summary & Outlook**

Introduction



BI projects

- New BI projects for LS3 (BGI, ...) and LS4 (LHC BPM cons, ...)

BI projects

- New BI projects for LS3 (BGI, ...) and LS4 (LHC BPM cons, ...)
- Need of a common solution to:
 - Minimize: development time, cost, maintenance effort, ...
 - Maximize: reliability, compatibility, optimization, ...

BI projects

- New BI projects for LS3 (BGI, ...) and LS4 (LHC BPM cons, ...)
- Need of a common solution to:
 - Minimize: development time, cost, maintenance effort, ...
 - Maximize: reliability, compatibility, optimization, ...
- Following the example of the VFC-HD

The image shows two screenshots of software interfaces for the VFC-HD project. The left screenshot is from the 'OPENHARDWARE REPOSITORY' website, showing the 'VME FMC Carrier - VFC-HD' project page. It displays a project description, a photograph of the green printed circuit board (PCB) with various components and connectors, and a list of main features. The right screenshot is from the 'gitlab.cern.ch' interface, specifically the 'bi / VFC / VFC-HD_Base' project page. This page shows basic project statistics (279 Commits, 4 Branches, 6 Tags, 10 MiB Project Storage), a timeline of recent commits, and a list of branches and their status.


BI projects

- New BI projects for LS3 (BGI, ...) and LS4 (LHC BPM cons, ...)
- Need of a common solution to:
 - Minimize: development time, cost, maintenance effort, ...
 - Maximize: reliability, compatibility, optimization, ...
- Following the example of the VFC-HD

But more
versatile

The image displays two screenshots of software interfaces related to the VFC-HD project. The left screenshot shows the 'OPENHARDWARE REPOSITORY' interface for the 'VME FMC Carrier - VFC-HD' project. It features a sidebar with options like Project, Repository, Issues, Merge Requests, Wiki, Discourse, and Members. The main area contains a 'Project description' section with text about the VFC-HD card, a photograph of the green printed circuit board, and a 'Main features' section listing its technical specifications. The right screenshot shows the 'gitlab.cern.ch' interface for the 'VFC-HD_Base' project. It includes a header with navigation links, a sidebar with project statistics (279 Commits, 4 Branches, 6 Tags, 10 MiB Project Storage), and a main content area showing a list of recent commits, a dropdown menu for branches ('master'), and a 'Configure Integrations' section.

SoM



SoM specifications

Specifications from BI (and EPC)

BI

BI			
Parameter	Minimum	Preferred	Notes
Device Family	AMD/Xilinx Zynq UltraScale+		
Central Processor Family	A53		
Central Processor Cores	4		
Processor Core Clock	1.2GHz	1.3GHz	-3 not available for RFSoC
Real Time Processor Family	-		TBD
Graphics Processor Family	-		not required
Clock (PS_REF_CLK)	33.3, 100 and 125 (MHz)		programmable
Clock (PS_GTR_REFCLK)	125MHz \pm 20ppm		fixed or Tuneable: VCXO/DAC (I ₂ C/SPI)
External Memory	4GB		
External Memory Type	DDR4		
PS-GTR (6 Gbps)	TBD		
A-D	12-bit / 14-bit RF ADC	-	not required
	14-bit RF DAC	-	not required
Programmable Logic PL	12.5 Gb/s serial links	16 for DAQ + 2 Timing	GTH equivalent
	32.75 Gb/s serial links	-	not required (GTy equivalent)
	System Logic Cells	>500k	
	DSP Slices	>500	
	Clock (PL_CLK)	40 MHz, 125MHz \pm controllable, Clock Synthesizer, BST Clock	Tuneable: VCXO/DAC (I ₂ C/SPI)
	Internal Memory (Block / Ultra)	> 3MB	
	External Memory	>1GB	
	External Memory Type	DDR4	
	Flash Memory	\geq 2 x Conf.	golden PL configuration, ...
	Embedded Multimedia Card Size	4GB	LINUX + PL configurations, ...

	System On Chip (SoC)					
	BI			EPC		
Parameter	Minimum	Preferred	Notes	Minimum	Preferred	Notes
Device Family	AMD/Xilinx Zynq UltraScale+			AMD/Xilinx Zynq UltraScale+		
Central Processor Family	A53			A53		
Central Processor Cores	4			4		
Processor Core Clock	1.2GHz	1.3GHz	-3 not available for RFSoc	1.2GHz	1.3GHz	
Real Time Processor Family	-			-		
Graphics Processor Family	-			not required		
Clock (PS_REF_CLK)	33.3, 100 and 125 (MHz)			50MHz ±20ppm		
Clock (PS_GTR_REFCLK)	125MHz ±20ppm			125MHz ±20ppm		
External Memory	4GB			4GB		
External Memory Type	DDR4			DDR3	DDR4	
PS-GTR (6 Gbps)	TBD					
A-D	12-bit / 14-bit RF ADC	-		-		not required
	14-bit RF DAC	-		-		not required
Programmable Logic PL	12.5 Gb/s serial links	16 for DAQ + 2 Timing		2		GTH equivalent
	32.75 Gb/s serial links	-		-		not required (GTy equivalent)
	System Logic Cells	>500k		150k	250k	
	DSP Slices	>500		200	1200	
	Clock (PL_CLK)	40 MHz, 125MHz ±controllable, Clock Synthesizer, BST Clock		125MHz ±controllable		Tunable: VCXO/DAC (i2C/SPI)
	Internal Memory (Block / Ultra)	> 3MB		0 to 2.5MB	6MB	internal + external must be ≥ 2.5MB
	External Memory	>1GB		0 to 2.5MB	-	internal + external must be ≥ 2.5MB
	External Memory Type	DDR4		SRAM	-	needed if internal RAM <2.5MB
	Flash Memory	≥ 2 x Conf.		1 x Conf.	3 x Conf.	golden PL configuration, ...
	Embedded Multimedia Card Size	4GB		4GB		LINUX + PL configurations, ...



Same requirements
TBD by BI
Different requirements

Carrier Interface			
BI			
Parameter	Minimum	Preferred	Notes
SoM VCC		5V	from carrier or SoM (SoM general power)
PS VCCIO		2.5V	from carrier or SoM (PS I/O power)
PL VCCIO		1.5V or 2.5V or 3.3V	from carrier or SoM (PL I/O power)
Power supply sequencing		un-sequenced	carrier does not sequence VCC-VCCIO
PS – I/O Pins to Carrier	TBD	TBD	<p>In addition to:</p> <ul style="list-style-type: none"> ≥1 x Debug UART ≥2 x SPI ≥4 x I2C ≥1 x S/RGMII for Ethernet PHY + if installed on carrier: 1 x PS_REF_CLK 1 x PS_GTR_REFCLK
PL – I/O Pins to Carrier	FMC Plus compatible (160 GPIO + 20 MGT + clocks + ctrl)	2 x FMC HPC compatible (2x (160 GPIO + 10 MGT + clocks + ctrl))	<p>in addition to:</p> <ul style="list-style-type: none"> 1 x JTAG port I/O + if installed on carrier: PL_CLKs

Parameter	Carrier Interface							
	BI			EPC			Notes	
Parameter	Minimum	Preferred	Notes	Minimum	Preferred			
SoM VCC	5V		from carrier or SoM (SoM general power)	5V		from carrier (SoM general power)		
PS VCCIO	2.5V		from carrier or SoM (PS I/O power)	2.5V		from carrier (PS I/O power)		
PL VCCIO	1.5V or 2.5V or 3.3V		from carrier or SoM (PL I/O power)	1.5V or 2.5V or 3.3V		from carrier (PL I/O power)		
Power supply sequencing	un-sequenced		carrier does not sequence VCC-VCCIO	un-sequenced		carrier does not sequence VCC-VCCIO		
PS – I/O Pins to Carrier	TBD	TBD	In addition to: ≥1 x Debug UART ≥2 x SPI ≥4 x I2C ≥1 x S/RGMII for Ethernet PHY + if installed on carrier: 1 x PS_REF_CLK 1 x PS_GTR_REFCLK	≥46 (≥48)	≥54	In addition to: ≥1 x Debug UART ≥2 x SPI ≥4 x I2C ≥1 x S/RGMII for Ethernet PHY + if installed on carrier: 1 x PS_REF_CLK 1 x PS_GTR_REFCLK NB: DAC would use existing SPI/I2C		
PL – I/O Pins to Carrier	FMC Plus compatible (160 GPIO + 20 MGT + clocks + ctrl)	2 x FMC HPC compatible (2x (160 GPIO + 10 MGT + clocks + ctrl))	in addition to: 1 x JTAG port I/O + if installed on carrier: PL_CLKs	≥150 (≥155)	≥290	in addition to: ≥2 x GTH link I/O 1 x JTAG port I/O + if installed on carrier: 1 x PL_CLK + DAC		



Physical			
BI			
Parameter	Application Baseline		Notes
Anticipated Power Dissipation	TBD		design objective
Anticipated Cooling Scheme	Natural or Forced Convection		passive heat sink OR heat sink + fan
Operation Environment Range	Commercial grade (0-85C)	Extended grade (0-100C)	
Installation Environment	Crate or Stand-alone		stationary, no vibration
Radiation Environment	Radiation-Free		surface level equivalent risks
Hot swap	-		no specific requirement
Dimensions	TBD		W x D x H
Mounting points	TBD		grounded stand-off mounts
Connector Type / Location	Separated connectors for PS and PL		Ideally compatible with existing SoM

Parameter	Application Baseline		Notes	Physical	
	BI			EPC	
Anticipated Power Dissipation	TBD		design objective	50W	design objective
Anticipated Cooling Scheme	Natural or Forced Convection		passive heat sink OR heat sink + fan	Natural Convection	passive heat sink
Operation Environment Range	Commercial grade (0-85C)	Extended grade (0-100C)		0 – 55°	industrial temperature range
Installation Environment	Crate or Stand-alone		stationary, no vibration	Fixed: Rack/Chassis/Cassette	stationary, no vibration
Radiation Environment	Radiation-Free		surface level equivalent risks	Radiation-Free	surface level equivalent risks
Hot swap	-		no specific requirement	-	no specific requirement
Dimensions	TBD		W x D x H	≤(90mm x 90mm x 25mm)	W x D x H (see below)
Mounting points	TBD		grounded stand-off mounts	≥3	grounded stand-off mounts
Connector Type / Location	Separated connectors for PS and PL		Ideally compatible with existing SoM	-	no specific requirement

Combined specifications from BI/EPC


		System On Chip (SoC)	
		BI	EPC
Parameter			
Processing Sub-System PS	Device Family	AMD/Xilinx Zynq UltraScale+	
	Clock (PS_REF_CLK)	50MHz \pm 20ppm (xtal) & Clock Synthesizer	
	Clock (PS_GTR_REFCLK)	125MHz \pm 20ppm (tunable: VCXO/DAC (i2C/SPI))	
	External Memory	4GB	
	External Memory Type	DDR4	
	PS-GTR (6 Gbps)	TBD	
Programmable Logic PL	12.5 Gb/s serial links (GTH)	16 (DAQ) & \geq 2 (Timing/Trigger/Control)	
	System Logic Cells	>500k	
	DSP Slices	>500	
	Clock (PL_CLK)	40 MHz, 125MHz \pm controllable, Clock Synthesizer, BST Clock (tunable: VCXO/DAC (i2C/SPI))	
	Internal Memory (Block / Ultra)	6MB (internal + external must be \geq 2.5MB)	
	External Memory	>1GB (DDR4)	0 to 2.5MB (SRAM) (needed if internal RAM <2.5MB) (SoC (ZU17EG) features 7MB in BRAMs)
	Flash Memory	3 x Conf. (golden PL configuration, ...)	
	Embedded Multimedia Card Size	4GB (LINUX + PL configurations, ...)	



Parameter	Carrier Interface	
	BI	EPC
SoM VCC	5V (from carrier or SoM (SoM general power))	
PS VCCIO	2.5V (from carrier or SoM (PS I/O power))	
PL VCCIO	1.5V or 2.5V or 3.3V (from carrier or SoM (PL I/O power))	
Power supply sequencing	un-sequenced (carrier does not sequence VCC-VCCIO)	
PS – I/O Pins to Carrier	≥46 (min) ≥54 (preferred)	In addition to: ≥1 x Debug UART ≥2 x SPI ≥4 x I2C ≥1 x S/RGMII for Ethernet PHY + if installed on carrier: 1 x PS_REF_CLK 1 x PS_GTR_REFCLK NB: DAC would use existing SPI/I2C
PL – I/O Pins to Carrier	160 GPIO + clocks + ctrl (FMC Plus compatible) (2x FMC Plus compatible under study)	in addition to: 1 x JTAG port I/O + if installed on carrier: 1 x PL_CLK + DAC
PL-GTH/GTY	20 (40?)	

Parameter	Physical	
	BI	EPC
Anticipated Power Dissipation		50W (design objective)
Anticipated Cooling Scheme		Forced convection if needed (heatsink + fan)
Operation Environment Range		Commercial grade (0-85C)
Installation Environment		Crate or Stand-alone (stationary, no vibration)
Radiation Environment		Radiation-Free (surface level equivalent risks)
Hot swap		no specific requirement
Dimensions		\leq (90mm x 90mm x 25mm) (W x D x H)
Mounting points		\geq 3 (grounded stand-off mounts)
Connector Type / Location		Ideally compatible with existing SoM

DIOT System board v3



Zynq® UltraScale+™ MPSoCs: EG Devices

	Device Name ⁽¹⁾	ZU1EG	ZU2EG	ZU3EG	ZU3TEG	ZU4EG	ZU5EG	ZU6EG	ZU7EG	ZU9EG	ZU11EG	ZU15EG	ZU17EG	ZU19EG	
Processing System (PS)	Application Processor Unit	Processor Core													
	Real-Time Processor Unit	Memory w/ECC													
	Graphic & Video Acceleration	Processor Core													
	External Memory	Memory w/ECC													
	Connectivity	Graphics Processing Unit													
	Integrated Block Functionality	Memory													
	AMS - System Monitor	Dynamic Memory Interface					x16: DDR4 w/o ECC; x32/x64: DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 w/ ECC								
		Static Memory Interfaces					NAND, 2x Quad-SPI								
		High-Speed Connectivity					PCIe® Gen2 x4, 2x USB3.0, SATA 3.1, DisplayPort, 4x Tri-mode Gigabit Ethernet								
		General Connectivity					2xUSB 2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO								
PS to PL Interface	Power Management						Full / Low / PL / Battery Power Domains								
	Security						RSA, AES, and SHA								
Programmable Logic (PL)	Programmable Functionality	System Logic Cells (K)	81	103	154	157	192	256	469	504	600	653	747	926	1,143
		CLB Flip-Flops (K)	74	94	141	144	176	234	429	461	548	597	682	847	1,045
		CLB LUTs (K)	37	47	71	72	88	117	215	230	274	299	341	423	523
	Memory	Max. Distributed RAM (Mb)	1.0	1.2	1.8	2.1	2.6	3.5	6.9	6.2	8.8	9.1	11.3	8.0	9.8
		Total Block RAM (Mb)	3.8	5.3	7.6	5.1	4.5	5.1	25.1	11.0	32.1	21.1	26.2	28.0	34.6
		UltraRAM (Mb)	-	-	-	14.0	13.5	18.0	-	27.0	-	22.5	31.5	28.7	36.0
	Clocking	Clock Management Tiles (CMTs)	3	3	3	1	4	4	4	8	4	8	4	11	11
		DSP Slices	216	240	360	576	728	1,248	1,973	1,728	2,520	2,928	3,528	1,590	1,968
	Integrated IP	PCI Express®	-	-	-	1x Gen3x8	2x Gen3x8 ⁽²⁾	2x Gen3x8 ⁽²⁾	-	1x Gen3x16 & 1x Gen3x8 ⁽³⁾	-	2x Gen3x16 & 2x Gen3x8 ⁽³⁾	-	3x Gen3x16 & 1x Gen3x8 ⁽³⁾	3x Gen3x16 & 2x Gen3x8 ⁽³⁾
		150G Interlaken	-	-	-	-	-	-	-	-	-	1	-	2	4
Transceivers	100G Ethernet MAC/PCS w/RS-FEC	-	-	-	-	-	-	-	-	-	-	2	-	2	4
	AMS - System Monitor	1	1	1	2	1	1	1	1	1	1	1	1	1	1
	GTH 16.3Gb/s Transceivers	-	-	-	8	16	16	24	24	24	32	24	44	44	44
Speed Grades	GTY 32.75Gb/s Transceivers	-	-	-	-	-	-	-	-	-	16	-	28	28	28
	Extended ⁽⁴⁾				-1 -2 -2L			-1 -2 -2L -3				-1 -2 -2L -3			
	Industrial							-1 -1L -2							




Zynq® UltraScale+™ MPSoCs

PS I/Os⁽¹⁾, 3.3V High-Density (HD) I/O, 1.8V High-Performance (HP) I/Os

PS-GTR 6Gb/s, GTH 16.3Gb/s, GTY 32.75Gb/s

Pkg Footprint ^(2,3)	Dimensions (mm)	Ball Pitch (mm)	ZU1	ZU2	ZU3	ZU3T	ZU4	ZU5	ZU6	ZU7	ZU9	ZU11	ZU15	ZU17	ZU19
A484	19x19	0.8	170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0										
A494	9.5x15	0.5	170, 24, 58 4, 0, 0												
A530	9.5x16	0.5		170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0										
A625	21x21	0.8	170, 24, 156 4, 0, 0	170, 24, 156 4, 0, 0	170, 24, 156 4, 0, 0										
C784 ⁽⁴⁾	23x23	0.8	214, 24, 156, 4, 0, 0	214, 96, 156 4, 0, 0	214, 96, 156 4, 0, 0	214, 72, 52 4, 4, 0	214, 96, 156 4, 4, 0	214, 96, 156 4, 4, 0							
D784 ⁽⁴⁾	23x23	0.8				214, 72, 52 4, 8, 0									
B900	31x31	1.0					214, 48, 156 4, 16, 0	214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0					
C900	31x31	1.0						214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0			
B1156	35x35	1.0						214, 120, 208 4, 24, 0		214, 120, 208 4, 24, 0		214, 120, 208 4, 24, 0			
C1156	35x35	1.0							214, 48, 312 4, 20, 0		214, 48, 312 4, 20, 0				
B1517	40x40	1.0									214, 72, 416 4, 16, 0		214, 72, 572 4, 16, 0	214, 72, 572 4, 16, 0	
F1517	40x40	1.0								214, 48, 416 4, 24, 0		214, 48, 416 4, 32, 0			
C1760	42.5x42.5	1.0									214, 96, 416 4, 32, 16		214, 96, 416 4, 32, 16	214, 96, 416 4, 32, 16	
D1760	42.5x42.5	1.0										214, 48, 260 4, 44, 28	214, 48, 260 4, 44, 28		
E1924	45x45	1.0											214, 96, 572 4, 44, 0	214, 96, 572 4, 44, 0	

SoM trends in the market




SoM	Connector		Form Factor
	Type	Height	
Avnet UltraZed EV Board	<ul style="list-style-type: none"> • 2x 200-pin: Samtec 0.8mm SEARAY Ultra-High Density Open-Pin-Field • 1x 120-pin: Samtec 0.8mm SEARAY Ultra-High Density Open-Pin-Field 	7mm and 10mm	57.15mm x 101.6mm
i-Wave G30M	<ul style="list-style-type: none"> • 2x 240-pin: Samtec high speed ruggedized terminal strip connectors (QTH-120-01-L-D-A) • 14-pin JTAG header: Molex 877601416 	5mm	95mm x 75mm
Endustra Mercury+ XU8	3x 168-pin: Hirose FX10 0.5 mm pitch (FX10A-168S-SV, FX10A-168P-SV (71))	4mm and 5mm	74mm x 54mm
i-Wave G35M	<ul style="list-style-type: none"> • 2x 240-pin: Samtec high speed ruggedized terminal strip connectors (QTH-120-01-L-D-A) • 1x 240-pin: Samtec High-Speed High-Density connector (ADM6-60-01.5-L-4-2-A) • 1x 80-pin: Samtec High-Speed High-Density connector for interfaces expansion. (ADM6-20-01.5-L-4-2-A) 	5 mm	110mm x 75mm
Endustra Andromeda-XZU90	6x 240-pin: Samtec High-Speed High-Density connector (ADM6-60-01.5-L-4-2-A)	5 mm	80mm x 64mm
BI/EPC Requirements			TBD / ≤(90mm x 90mm x 25mm)

Development status

Timeline

SoM developed by BI/EPC (optimistic timeline)



SoM as part of the DIOT ecosystem

- **Ideal solution for BI:**
 - SoM supported by CEM (HW, GW & SW)
 - Potential interest at ATS level (maximizing synergies)
 - BI may provide resources for the development (e.g. manpower)
- **Conversations with CEM ongoing**
- **If agreed, timeline and work distribution still to be defined**

Summary & Outlook

Summary

BI projects need next-gen back-end for LS3 & LS4

- VFC-HD was as successful approach but with rigid form-factor
- SoM would increase flexibility

Similar SoM requirements for BI & EPC

SoM based on DIOT System Board V3 under development (very early stage)

SoM as part of DIOT ecosystem would be ideal for BI

- SoM supported by CEM (HW, GW & SW)
- BI may provide resources for the development (e.g. manpower)
- Discussion with CEM ongoing

Outlook

Try to find an agreement with CEM to adopt SoM as part of the DIOT ecosystem

- Define timeline and work distribution
- Define scope of the project (group or sector level)


Otherwise continue with the SoM development as planned



Contact: manoel.barros.marin@cern.ch

home.cern

BI



EPC

