

WP 5 – IC TECHNOLOGIES

EP R&D day

CERN

22 May 2024

WP5 IC Tech. EP R&D WP5 - IC TECHNOLOGY ACTIVITIES ORGANIZATION

Research novel solutions for ASIC design, powering, and interconnects &

Develop an infrastructure to sustain them in advanced technology nodes

Lead by K. Kloukinas, D. Ceresa (deputy)

5.1 Technology Evaluation	5.2 IP block development	5.3 Intelligence on Detector (IoD)	5.4 Powering solutions	5.5 3D Interconnect solutions
<u>G. Borghello</u>	<u>R. Ballabriga</u>	<u>A. Caratelli, D. Ceresa</u>	<u>S. Michelis</u>	<u>K. Wyllie</u>
D. Ceresa	F. Bandi	M.Andorno	P.Antoszczuk,	M. Campbell
G. Bergamin	T. Hoffman	F. Brambilla	G. Bantemits	K. Kloukinas
R. Pejasinovic	M. Piller	B. Denkinger	S. Koseoglou	F. Piernas Diaz
F. Piernas Diaz		J. Dhaliwal	G. Ripamonti	J. Alozy
		A. Nookala	N.Van Der Blij	
		R. Pejasinovic	M. Macaluso	

K. Kloukinas

A. Ocarino

Qualify advanced technologies in terms of performance and radiation hardness & & Select the node for future ASIC design (~2023-2033)

Design several test-chips to qualify technologies with:

- Performance, Power, and Area metrics
- Total Ionizing Dose (TID) studies
- Single Event Effects (SEE) studies

Test with a common and flexible test system, including:

- X-Ray for TID studies
- Heavy-Ion testing, proton, and laser testing for SEE studies

Analyze and Share the results!



EXP28-TID chip photo

Qualify advanced technologies in terms of performance and radiation hardness & & Select the node for future ASIC design (~2023-2033)

Selected a 28nm bulk CMOS technology

as the mainstream process for future Rad-Tol designs:

High-k gate oxide is not a problem

Lower degradation than 65nm

Short transistors are more radiation hard

Extensive reports for tech. users distributed by ASIC support:

https://asic-support-28.web.cern.ch/tech-docs/radtol/

Ionizing Radiation Effects On 28 nm CMOS Technology SEE CharacterizationOf A Commercial28nm CMOS Technology

~64 pages

~50 pages

Publications

Submitted to RADiation Effects on Components and Systems (RADECS) Conference

ELDRS in a commercial 28nm CMOS technology



Fig. 1. Static current in DPUHD SRAMs irradiated to $200 \, Mrad(SiO_2)$ at different DRs.

*Enhanced Low Dose Rate Sensitivity

Qualify advanced technologies in terms of performance and radiation hardness & & Select the node for future ASIC design (~2023-2033)

WHAT'S NEXT?

Continue Technology survey and evaluation (at a much slower pace)

- Advanced IC technologies; acquire access and performance evaluation
 - FinFET (radiation evaluation, develop design expertise)
 - FD-SOI (non Rad-Tol applications)
- Specialty & Emerging IC devices; evaluation, customization
 - ReRAM (Resistive Non-Volatile Memories)
 - MRAM (Magnetoresistive Non-Volatile Memories)
 - Ultra low leakage SRAM

Design and characterize the components enabling chip development & & Create an infrastructure to share design across the community

IP block design	Status	Make it available to the community!	
Bandgap voltage reference Tested			
8-bit Digital-to-Analog Converter	Tested	Complete the IP-block packaging by providing:	
Differential Driver & Receiver ~1.28 Gbps	Tested	 Datasheet according to template 	
Rail-to-rail Operational Amplifier	Tested	• Digital-on-Top integration files (abstract + lib files)	
Rad-Tol ESD protection (SOFICs)	Tested		
CMOS bi-directional pad (SOFICs) Tested		 Verilog model for simulation 	
Analog-Digital PLL To be tested		Load on the ClioSoft repository managed by the ASIC support	
Analog-to-Digital Converter	Under design		

Experience gathered in a **Designer's guide** available on the ASIC Support website: <u>https://asic-support-28.web.cern.ch/tech-docs/designers-guide/</u>

Design and characterize the components enabling chip development & & Create an infrastructure to share design across the community

WHAT'S NEXT?

- Expect to complete and deliver all IP blocks by 2024-25
- Maintain IP block repository by CERN ASIC support service
- No further IP block development is foreseen within the EP R&D WP5
- HEP community is invited to contribute with IP blocks
- Aim to establish an IP block sharing mechanism

WP5 IC Tech. R&D WP5.3 INTELLIGENCE ON DETECTOR

Develop a Rad-Tol System-on-Chip – SoC Ecosystem & & Explore On-chip data processing solution

SOCRATES framework:

- A radiation-tolerant SoC generator toolset
- Based on SoCMake, a hw/sw build system for automated SoC assembly and verification
- RISC-V processor-based architecture



<u>Poster # 29</u>

WP5 IC Tech. EP R&D WP5.3 INTELLIGENCE ON DETECTOR

Develop a Rad-Tol System-on-Chip – SoC Ecosystem & Explore On-chip data processing solution

WHAT'S NEXT?

- TriglaV Rad-hard demonstrator SoC :
- Processor: Full-TMR Ibex Core RV32IMC
- Technology: 28nm bulk CMOS
- Memory: Multi Bit Upset (MBU)-robust Memory
- Interconnect: Rad-Tol Interconnects

Prototype submission foreseen in Q4-2024!



Ibex core by IowRISC

WP5 IC Tech. EP R&D WP5.3 INTELLIGENCE ON DETECTOR

Develop a Rad-Tol System-on-Chip – SoC Ecosystem

&

- Explore On-chip data processing solution

PixESL framework:

- Virtual prototyping framework for particle detectors design
- System-C/C++ simulation from analog front-end to back-end
- Used for LHCb VeLo upgrade II architecture exploration [ref]



Poster # 28

WP5 IC Tech. R&D WP5.3 INTELLIGENCE ON DETECTOR



WHAT'S NEXT?

Develop HW accelerators for event processing :

Applications: Particle clustering, Particle filtering or recognition

Architecture: Periphery processing vs Distributed processing

Technology: Explore edge-computing solution

- Neural network
- ASIP (Application Specific Instruction Processors)

• ...



Available power distribution scheme (WP5.4)



48V DCDC module converter development (WP5.4)

CERN EP R&D WP5 IC Technologies

Using available stock of bPOL48V (~70K dies)

Volume optimized bPOL48 modules:

- bPOL48to12 (EPC2152): 48V to 12V with 6A out
- Dimensions: 24 x 55 x 4 mm

PCB Inductor:

WP5 IC Tech.

EP R&D

- Inductance: 100-400 nH
- Size: 15 x 15 x 3 mm
- Similar performance to wire wound air-core inductors



1

2

З

Output Current [A]

5

(production fab closed for both technologies)



Converter topology

- Optimization algorithms in Python
- Different prototypes with microcontroller

Promising topologies: Buck, 3 and 5 -Level Buck, (Berkely) Series Capacitor Buck



ASIC design

- New CMOS High Voltage (HV) technology selected
- Design of the new controller started
- We have already all linear regulators designed

WP5 IC Tech. EP R&D

Stage2: smart power and 28nm On-chip regulation (WP5.4)

Smart distribution on chip is necessary to limit the power requirements.

A fully integrated DCDC will provide a \sim 1V on chip from 2.3V or 5V power bus.

Different part of the circuit can be supplied with different voltages with full integrated LDO

This innovative power distribution scheme do not require additional external components: input-output capacitors and inductors are fully integrated

3 ASICS have been submitted in Nov2023 and today under testing



iPOL2V3 Resonant 2.3V to 0.9V-1V





linPOL1V2 Linear regulator 1V to 0.8V-0.9



CERN EP R&D WP5 IC Technologies

WP5 IC Tech. Stage 2 ASICs results EP R&D



0.5

1200

WP5 IC Tech. WP5.5 Advanced Packaging and 3D Interconnects

• 3D-IC: Die stacking technology offering new levels of PPA¹ efficiency.

- Accommodate multiple heterogeneous die integration (logic, memory, analog, SiPh, etc)
- Promise more than Moore integration postponing an expensive move to advanced nodes
- Vast Ecosystem of solutions (microbumping, TSVs, silicon interposers, wafer-to-wafer, wafer-to-die, die-to-wafer bonding,...)



Powering AI





- Hybrid pixel detectors
- Cover large areas butting detectots on all 4-sides
- Solid powering and global signal interconnect solutions

Charged particle

TSV

Interposer

Semiconductor detector

Bump-bond contact

ASIC

• Scope: Find vendors offering reliable and affortable TSV solutions

- Use the Timepix4¹ pixel readout ASIC as a test vehicle to qualify TSV processes
- Three vendors expressed interest in working with CERN on TSVs
 - Two in Europe (one with limited support for 200mm wafers)
 - One in Taiwan (support for 300mm wafers)

3D-IC: TSV solutions

WP5 IC Tech.

EP R&D

 Currently discussing technical details with them and planning to make orders in the coming months

utions

Ken Wyllie (WP5.5 leader)

Michael Campbell Kostas Kloukinas



WP5 IC Tech. EP R&D



WP5 IC Tech. **EP** R&D **Testing the TSV options**



Test socket PCB





Pogo-pin based socket that allows validating TSV-processed chips



C. Anisotropic Conducting Paste at UniGE Mix of glue and tiny metal spheres. Bonding by thermocompression.



A. Balling the PCB first then solder:



<u>OR</u>





WP5 IC Tech. **Opto-electronics and silicon photonics** EP R&D

For WP5.5: Francisco Piernas Diaz Jerome Alozy



2-Side buttable demonstrator module integrating Timepix4 TSV processed and four VTRx+ opto-electronics modules



Proposal to make the future **Velopix/Picopix** able to drive or VTRx+ @12.5Gbps.



EP-ESE-BE, PICv2

R&D EP R&D WP5 Phase II

- Activity 5.1: Technology Survey and Evaluation (decelereted pace)
 - Advanced processes, beyond 28nm CMOS
 - Specialty and emerging 28nm devices
- Activity 5.2: IP blocks (phasing out)
 - Deliver CERN developments and invite HEP community to contribute with IP blocks
- Activity 5.3: Intelligence on Detector (phasing in)
 - Risc-V based Rad-Tol SoC Ecosystem for the implementation of future FE ASICs
 - On-detector data processing architectures and system level modelling
- Activity 5.4: Powering Solutions (continues)
 - Stage 1; $48V \rightarrow 5V$: To replace the recently discontinued technology of the HL-LHC DC/DC converters
 - Stage 2; $5V \rightarrow 0.9V$: Finalize the development of the DC/DC converter in 28nm TSMC technology
- Activity 5.5: Advanced Packaging and 3D Interconnects (new activity)
 - Technology survey, acquire access and build expertise
 - Use on-going FE ASIC projects to demonstrate feasibility and industrialization of the advanced packaging and 3D interconnect technologies



Thanks!

DAVIDE CERESA STEFANO MICHELIS KOSTAS KLOUKINAS