# High Speed Links status update



Gabriele Atzeni Mateusz Baszczyk Stefan Biereigel Ludovic Blanc Anthony Bulling Gabriele Ciarpi Adam Klekotko Szymon Kulis Stefano Marinaci Paulo Moreira

Sophie Baron Eduardo Brandao De Souza Mendes Francesco Martina Eduardo Orzes Valentin Stümpert Paschalis Vichoudis Chaowaroj Wanotayaroj



### jan.troska@cern.ch on behalf of WP6 contributors past & present

Daniele Alfiero Stéphane Détraz Milana Lalović Hemalatha Muthuganesan Lauri Olanterä Awanish Pandey Thenia Prousalidi Carmelo Scarcella Csaba Soòs



()()

# WP6 - High Speed Links

# Provide the future HEP systems with:

- High bandwidth: reaching 100 Gbps / fibre
- High radiation tolerance
- Low power, low mass

# Evaluate new technologies to achieve those goals

- More advanced CMOS ASIC processes
  - Aligned with WP 5 move to 28 nm CMOS
- supported by FPGAs

  - Settled on 25 Gb/s NRZ due to design complexities of higher rates & modulation formats
- Wavelength-Division Multiplexing (WDM)
- Silicon Photonics
  - waveguides on a silicon substrate



EP R&D WP6 High Speed Links



### Evolution of supported line rates in latest and future Optical Networking protocols, as

• Two-level On-Off keying (NRZ) data rates up to 56 Gb/s vs higher-order modulation (PAM4) for 112+ Gb/s

• using several (e.g. 4) wavelengths to send "parallel" data-streams down the same physical optical fibre

Using standard CMOS ASIC production techniques to build structures that manipulate light in optical

jan.troska@cern.ch



# **WP6 Project Overview**

- 28 nm CMOS and Photonic Integrated Circuits (PICs)
  - RadHard "promise"
- Wavelength division multiplexing:
  - Lane: 25 Gbps NRZ
  - Fibre: 100 Gbps
- High radiation doses Laser out of radiation environment
- Low power / Low mass
  - How far can we push FE integration?









# **Activity area 1: ASIC**

### Aim to demonstrate ASIC design feasibility in 28nm CMOS for

- High-speed serialiser with 25 Gb/s output
- High-performance PLL-based clocking circuitry needed for serialiser
- High-speed line driver with 25 Gb/s output
- High-speed Silicon Photonics ring modulator driver with 25 Gb/s output
- High level of radiation tolerance at the 10 MGy level

# Single ASIC demonstrator: DART28





# **DART28**



 Design successfully completed and submitted • Samples received in late summer 2023



### EP R&D WP6 High Speed Links



jan.troska@cern.ch



# **DART28** Performance

- Measured excellent high-speed performance of the electrical output
  - Transition times clearly sufficient for 25 Gb/s data-rates



![](_page_5_Picture_6.jpeg)

EP R&D WP6 High Speed Links

![](_page_5_Picture_11.jpeg)

# **DART28** power decoupling

### A limitation was found when running arbitrary data

![](_page_6_Picture_3.jpeg)

- Was shown in simulation and lab-testing to be due to limitations in the power delivery network
  - Combination of on-chip decoupling, interconnect & PCB inductance
  - mitigated in future prototypes/implementations

![](_page_6_Picture_9.jpeg)

![](_page_6_Picture_10.jpeg)

EP R&D WP6 High Speed Links

• Currently working on methodology for host-board and chip simulation to ensure that it can be

![](_page_6_Picture_16.jpeg)

# **DART28 Irradiation testing**

- Total Dose testing with CERN X-ray tester
  - No significant changes in performance observed up to 14 MGy

### Heavy-lon testing

- Concentrated on Single Event Effects in PLL
- Novel ADPLL design to mitigate phase jumps that were observed in e.g. IpGBT shown to be effective in removing PLLinduced bit errors

![](_page_7_Figure_6.jpeg)

Long-lived phase excursions mitigated by design

![](_page_7_Picture_10.jpeg)

![](_page_7_Picture_11.jpeg)

Total Dose (Gy)

### EP R&D WP6 High Sp

600 Eye Height [mV] 500-700-0.81V 0.9V 0.99V 100k 1M 10k

![](_page_7_Figure_15.jpeg)

*eliminating Bit Errors* 

beed Links	
	•
. i.	
OM	

![](_page_7_Picture_19.jpeg)

# Activity area 2: FPGA

- Two main activities so far:
  - Emulation and testing of the DART28
  - directly from Detector Front-Ends into commercial 100 Gigabit Ethernet networks
- Added a third activity in Feb-2024:
  - family/manufacturer

![](_page_8_Picture_8.jpeg)

![](_page_8_Picture_9.jpeg)

• 100GbE2FE: a new addition started in mid-2023 to investigate the possibility of transmitting data

• High Precision Timing: investigate deterministic timing link solutions independent from FPGA

jan.troska@cern.ch

![](_page_8_Picture_14.jpeg)

# **Emulation and testing of DART28**

### Logic Emulation & Testing:

- - Boards used for all DART28 Characterisation

![](_page_9_Figure_6.jpeg)

EP R&D Day – 22 May 2024 Francesco Martina - WP6 Regular Monthly Meeting

![](_page_9_Picture_9.jpeg)

# Full DART28 chip logic translated into FGPA firmware to allow emulation and testing of new public to receive data transmitted by DART28 for lab- and irradiation testing Other 4x Characterisation PCBs in assembly Validation of testing firmware Hardware Testing: 5x New single-lane PCB variant in production Heavy-lons irradiation test Design and fabrication of DART28 test board using high-speed design and layout techniques

jan.troska@cern.ch

![](_page_9_Picture_15.jpeg)

![](_page_9_Picture_16.jpeg)

![](_page_9_Picture_17.jpeg)

![](_page_9_Picture_18.jpeg)

![](_page_9_Picture_19.jpeg)

![](_page_9_Picture_20.jpeg)

# **100GbE2FE** (see also Poster by V. Stümpert)

- commercial standards-based DAQ network
- Challenges:

### • First results

- Unidirectional 100GbE link between a FE-emulator in FPGA and a commercial NIC
- 100GbE (in collaboration with WP9)
- identified

![](_page_10_Picture_16.jpeg)

Long-standing topic of sending data from detector front-ends directly into a

• Asymmetry of data volume – detectors output far more readout data than they need control data • FEC – larger ethernet frames use different FEC than currently implemented in custom FE links • Latency – depending of system-level choices, could be as important as it is in current FE links • LHC-clock synchronisation – Ethernet base clocks are not compatible with accelerator timing • Compatibility with existing links – can e.g. lpGBT links be aggregated into a commercial network

• Compatibility of 100GbE standard FEC with irradiation-induced link errors in DART28 confirmed Protocol translator implemented for lpGBT -> 10GbE in Artix and Polarfire as a first step towards

FPGA-based SFP+ pluggable module for lpGBT -> 10GbE with a commercial network switch

![](_page_10_Picture_23.jpeg)

![](_page_10_Figure_24.jpeg)

# **Activity area 3: Silicon Photonics**

### • The Silicon Photonics activity area is split into three sub-topics: System and component design, simulation, and testing

- Irradiation testing and simulation
- Packaging/integration

![](_page_11_Picture_7.jpeg)

EP R&D

![](_page_11_Picture_9.jpeg)

# Photonic Integrated Circuit design

### Have recently received two PIC designs

![](_page_12_Figure_2.jpeg)

### System PIC

Doped devices (modulators, photodiodes) 4-channel WDM demonstrators Polarisation-diversity test structures

![](_page_12_Picture_7.jpeg)

### **Packaging PIC**

Edge-coupling test structures WDM demux test structures Waveguide performance test structures

13

# **PIC Irradiation**

- - High-levels of doping in the RM junctions make these devices radiation to level waveguide

  - Small amounts of forward current are also effective at an gealing radiation
- Heterogenously integrated Germanium Photodiodes will be a key component in bi-directional links
- Extensive study of irradiation of Ge-PDs show impressive radiation tolerance
  - With small reverse bias, Vertical Junction PIN photodiodes are tolerant well beyond 10<sup>16</sup> /cm<sup>2</sup>

![](_page_13_Figure_10.jpeg)

### EP R&D WP6 High Speed Links

Radiation tolerance studies have investigated the impact of Ring Modulate design parameters and impact of temperature on device degradation ······ VPIN1 loss correction: • Raising device temperature using built-in micro-heaters for the first set adiation to a light ance VPINs

Change in responsivity [dB]

![](_page_13_Figure_16.jpeg)

jan.troska@cern.ch

![](_page_13_Picture_18.jpeg)

# **Packaging/Integration**

- Reinstatement of activity in 2023, to investigate methods of fibre coupling to PIC as well a generically how to integrate photonic with electronic circuits
- Major step has been the purchasing of an automated optical fibre alignment machine to enable the use of edge-coupling of optical fibres to PICs • Edge-coupling loss significantly lower than the vertical coupling used so far

![](_page_14_Figure_4.jpeg)

![](_page_14_Picture_5.jpeg)

Alignment head

![](_page_14_Picture_9.jpeg)

EP R&D WP6 High Speed Links

Device loading

Machine installed in B13

jan.troska@cern.ch

![](_page_14_Picture_15.jpeg)

![](_page_14_Picture_17.jpeg)

# **DART28 Driving SiPh Ring Modulator**

### Joint evaluation bringing together all WP6 areas

![](_page_15_Picture_2.jpeg)

![](_page_15_Picture_6.jpeg)

![](_page_15_Figure_10.jpeg)

# **Next Steps: ASIC**

- Consolidation of understanding of high-speed output driver powering Recommendations for implementation of host-board interface
- Packaging of the existing design blocks to allow their exploitation by other projects
- Investigation of new circuit architectures to increase the output drive amplitude for Ring Modulators
- Design and implementation of feedback and control loop for RM temperature control to allow wavelength-locking of WDM channels
  - Based on ADCs for monitor photodiodes and DACs for micro-heaters
- Full chip integration into a second demonstrator
- Implementation of a CDR circuit and TIA for control data, followed by a demonstrator chip
- Kick-off RadHard FPGA study

![](_page_16_Picture_12.jpeg)

![](_page_16_Picture_15.jpeg)

# **Next steps: FPGA**

### Link Back-End and System

- Contribution to host-board interface implementation
- Preparation of firmware for PIC automatic configuration and startup
- Preparation of next-gen DART emulation and testing
- Continued evaluation of suitable back-end parts for interoperability with custom front-end
- Timing (new activity)
  - WP6 and beyond

## • 100GbE2FE

- Asymmetric link demonstrators
- Conversion module to link FE to commercial switch

![](_page_17_Picture_13.jpeg)

EP R&D WP6 High Speed Links

Preparation and implementation of test benches for timing-related ASIC testing/evaluation from

jan.troska@cern.ch

![](_page_17_Picture_19.jpeg)

# **Next steps: Silicon Photonics**

### System

- Evaluation of system-control devices/circuits (temperature, polarisation, wavelength)
- Evaluation of RM design parameters
- Submission of next-gen system testing PIC based on evaluation results

### Irradiation

- Evaluation of radiation tolerance of waveguide structures
- Evaluation and modelling of RM radiation effects

### Packaging/Integration

- Exploitation of fibre-attachment machine to demonstrate and evaluate fibre edge-coupling Evaluation of industry developments in PIC packaging

![](_page_18_Picture_14.jpeg)

EP R&D WP6 High Speed Links

![](_page_18_Picture_18.jpeg)

# Collaboration

- Synergies with EP R&D WP1.3, WP5, WP9
- The EP R&D WP6 team is tightly integrated into several projects within DRD7
  - Project 7.1a "Silicon Photonics Transceiver"
  - Project 7.3c "Timing Distribution Techniques"
  - Project 7.5b "From Front-End to Back-End with 100GbE"
- of this technology in future experiments, e.g. LHCb
- might provide additional opportunities in future

![](_page_19_Picture_10.jpeg)

![](_page_19_Picture_11.jpeg)

![](_page_19_Picture_12.jpeg)

In addition, there are synergies with other groups investigating the adoption

More broadly, integration techniques for use on future front-end hybrids

jan.troska@cern.ch

![](_page_19_Picture_19.jpeg)

# Summary

- Have built first lab demonstrators of High-Speed Links based on 4wavelength silicon photonic integrated circuits driven by custom 28 nm CMOS ASICs operating at 25 Gb/s lane rates
  - Including initial studies of wavelength locking, polarisation management, and thermal control

### Added new topics to the Off-Detector R&D

- Study of transmitting standard 100GbE directly from front-end to commercial network switches at the back-end
- Investigation of custom circuits for high-precision timing transmission to the front-ends

## Collaboration in the DRD7 framework is starting

![](_page_20_Picture_9.jpeg)

![](_page_20_Picture_13.jpeg)

![](_page_20_Picture_15.jpeg)