Introduction into Electronics



(1) Reminder: Electrical circuits

- (2) Analog electronics
- (3) Digital electronics
- (4) Circuit analysis, circuit topologies





Literature:

Paul Horowitz, Winfield Hill The Art of Electronics Cambridge University Press (2015)

D. Sundararajan Introductory Circuit Theory Springer (2019)



Introduction into Electronics

(1) Reminder: Electrical circuits

Basic elements



AC resistance



U. Blumenschein, Introduction into Electronics

Networks (more later)



U. Blumenschein, Introduction into Electronics

5

 $\circ V_{out}$

Impedance Z:

 $\hat{I} = \frac{\hat{U}}{Z}$

high pass



(2) Analog electronics

Diode: pn junction and biasing



Current-voltage characteristic

Diode: forward biasing

Ideal diode (forward bias):

$$I(U) = I_{\rm S} \cdot \left(e^{\frac{U}{U_{\rm T}}} - 1 \right)$$

 I_s : leakage current \approx 1-100 μ A U_T : = kT/e \approx 40 mV

Real diode (forward bias):

I(U) only > 0 for U > Barrier Voltage (\approx 0.3-0.8V)

Differential resistance:

$$r = \frac{dI}{dU}$$



Current-voltage characteristic

Zener diodes: reverse biasing

Conventional diodes will typically be destroyed if operated with large reverse-bias voltages.

But a Zener diode is designed to be operated with reverse bias. It is typically heavily doped leading to a small depletion zone.

Resistance breaks down at the Zener voltage: mostly through tunneling of electrons from the p-type valence band into the n-type conduction band

 \rightarrow Voltage stabilizer, reference voltage



Circuits with diodes (1)

Half-wave rectifier



Half-wave rectifier with smoothing capacitor



Half waves smoothened



Circuits with diodes (2)

Full-wave Bridge rectifier



Bridge rectifier with smoothing capacitance



Diodes are arranged such that the positive pole is always connected to the same point.

--> Inverts negative half waves

Voltage regulation/limitation:

If the initial voltage becomes larger than the Zener voltage the Zener current Increases \rightarrow resistance drops



Transistors

- Active, controllable semiconductor devices.
- Amplify and switch signals and power
- Main types:
 - **Bipolar junction transistor (BJT)**
 - o here: **npn transistor**
 - pnp transistor: works in an analogous manner
 - Field Effect Transistor (FET)
 - MOSFET: NMOS/PMOS
 - CMOS: combines NMOS an PMOS





Contemporary Integrated Circuits (IC) are in general not build from discrete transistors but need to understand the transistor principle to understand IC

2 ()

G: Gate

3 (





С

 $U_{\rm CE}$

 $I_{\rm E}$





 $I_{B}/U_{BE} \rightarrow \text{control} \rightarrow I_{C}$

npn BJT: characteristics (1)

Input characteristics



npn BJT: characteristics (1)



npn BJT: characteristics (2)

• working point in active region



Selecting the working point

Example circuit



(Calculation: see later)

Voltage divider biasing

The voltage U_B across R_2 forward-biases the BE junction

$$U_B = U_0 \cdot \frac{R_2}{R_1 + R_2} - I_B \cdot \frac{R_1 R_2}{R_1 + R_2}$$

If R₁, R₂ are sufficiently small, the base current does not impact the base voltage

$$I_B \cdot R_1 \ll U_0 \quad \Rightarrow \quad U_B \approx U_0 \cdot \frac{R_2}{R_1 + R_2}$$

Selecting the working point

Example circuit



Voltage divider biasing

The voltage U_B across R_2 forward-biases the BE junction

$$U_B = U_0 \cdot \frac{R_2}{R_1 + R_2} - I_B \cdot \frac{R_1 R_2}{R_1 + R_2}$$

If R_1 , R_2 are sufficiently small, the base current does not impact the base voltage

$$U_B \cdot R_1 \ll U_0 \quad \Rightarrow \quad U_B \approx U_0 \cdot \frac{R_2}{R_1 + R_2}$$

Stabilizing WP by adding emitter resistance R_E

Reduces U_{BE} if base current I_B becomes too large.

Selecting the working point

Example circuit



Voltage divider biasing

The voltage U_B across R_2 forward-biases the BE junction

$$U_B = U_0 \cdot \frac{R_2}{R_1 + R_2} - I_B \cdot \frac{R_1 R_2}{R_1 + R_2}$$

If R_1 , R_2 are sufficiently small, the base current does not impact the base voltage

$$U_B \cdot R_1 \ll U_0 \quad \Rightarrow \quad U_B \approx U_0 \cdot \frac{R_2}{R_1 + R_2}$$

Stabilizing WP by adding emitter resistance R_E

 $X_C = \frac{1}{i\omega C}$

Reduces U_{BE} if base current I_B becomes too large. Effect on AC signal can be mitigated by adding a capacitor in parallel $\rightarrow R_E \mid \mid R_C$ reduced for high frequencies, $R \approx R_E$ for low frequencies BJT not suited for Integrated Circuits (IC): base currents would overheat the IC

 \rightarrow use FETs: similar operation as with BJT but:

- controlled with negligible currents
- o smaller area
- o transfer characteristics more linear
- o less noise

Example n-channel MOSFET (Metal-Oxide-Silicon FET):

- p-doted substrate
- o n-doted channels: Source, Drain
- \circ Gate isolated from substrate by e.g. SiO₂
 - $\circ \rightarrow$ no Gate-Source/Drain currents



N-channel MOSFET: operation



• No source drain current

N-channel MOSFET: operation



• No source drain current



- Electrons from p-doted substrate drawn towards positively charged gate
- \circ \rightarrow channel allows for S-D current I_D

N-channel MOSFET: operation



• No source drain current





- Electrons from p-doted substrate drawn towards positively charged gate
- \circ \rightarrow channel allows for S-D current I_D

Typically, smaller transconductance than BJT (output current /input voltage)

Operational amplifier (op amp)

Difference amplifier with two inputs and one output





Characteristics:

- Output voltage proportional to the difference between the input voltages: very high amplification (> 10000-100000)
- If used with negative feedback (U_a connected with U-) the op amp regulates U+ = U- [1]
- Negligible input current (into the op amp) [2]
- The maximum output voltage is the power supply voltage

 $U_{\rm a} = v_0 \cdot (U^+ - U^-)$



negative feedback

Inverting amplifier



[2]
$$\rightarrow$$
 $I_1 = \frac{U_e - U^-}{Z_1} = \frac{U^- - U_a}{Z_2} = I_2$

[1] $\rightarrow U^- = 0 \text{ V}$ (virtual ground)

$$\rightarrow \quad U_{\rm a} = -\frac{Z_2}{Z_1} \, U_{\rm e}$$

- If used with negative feedback (U_a connected with U-) the op amp regulates U+ = U- [1]
- Negligible input current (into the op amp) [2]
 U. Blumenschein, Introduction into Electronics

Non-inverting amplifier



Negative feedback from voltage divider:

1]
$$\rightarrow U_e = U - = \frac{Z_1}{Z_1 + Z_2} Ua$$

 $\rightarrow U_a = \left(\frac{Z_2}{Z_1} + 1\right) U_e$



[2]

[1]
$$U_{-} = U_{+} = U$$

[2] $I_{1} = \frac{U_{1} - U}{R_{1}} = I_{2} = \frac{U - Ua}{R_{2}}$
 $\Rightarrow \frac{U_{1}R_{2}}{R_{1}} - \frac{UR_{2}}{R_{1}} = U - Ua$
 $\Rightarrow U_{a} = U \frac{R_{2} + R_{1}}{R_{1}} - U_{1}\frac{R_{2}}{R_{1}}$ (*)

0	If used with negative feedback (U _a connected with U-)	
	the op amp regulates U+ = U-	[1]

Negligible input current (into the op amp)

Differential amplifier $\begin{bmatrix} 1 \end{bmatrix} \quad U_{-} = U_{+} = U$ $\begin{bmatrix} 2 \end{bmatrix} \quad I_{1} = \frac{U_{1} - U}{R_{1}} = I_{2} = \frac{U - Ua}{R_{2}}$ $\Rightarrow \frac{U_{1}R_{2}}{R_{1}} - \frac{UR_{2}}{R_{1}} = U - Ua$ $\Rightarrow U_{a} = U \quad \frac{R_{2} + R_{1}}{R_{1}} - U_{1}\frac{R_{2}}{R_{1}} \quad (*)$ $U = U_{2} \quad \frac{R_{2}}{R_{1} + R_{2}} \quad (voltage divider) \quad (**)$

 If used with negative feedback (U_a connected with U-) the op amp regulates U+ = U- [1]

Negligible input current (into the op amp) [2]

Differential amplifier



[1]
$$U_{-} = U_{+} = U$$

[2] $I_{1} = \frac{U_{1} - U}{R_{1}} = I_{2} = \frac{U - Ua}{R_{2}}$
 $\Rightarrow \frac{U_{1}R_{2}}{R_{1}} - \frac{UR_{2}}{R_{1}} = U - Ua$
 $\Rightarrow U_{a} = U \frac{R_{2} + R_{1}}{R_{1}} - U_{1}\frac{R_{2}}{R_{1}}$ (*)

$$U = U_2 \frac{R_2}{R_1 + R_2}$$
 (voltage divider) (**)

(**) in (*)

$$\rightarrow U_a = U_2 \frac{R_2}{R_1 + R_2} \frac{R_1 + R_2}{R_1} - U_1 \frac{R_2}{R_1}$$

$$\Rightarrow \quad U_{\mathbf{a}} = \frac{R_2}{R_1} \ (U_2 - U_1)$$

 If used with negative feedback (U_a connected with U-) the op amp regulates U+ = U- [1]

Negligible input current (into the op amp) [2]

Integrator



Virtual ground offset by input current
→ op amp passes a current that charges the capacitor to maintain the virtual ground

$$I_R = \frac{U_e}{R} \approx I_c$$

Integrator



Virtual ground offset by input current → op amp passes a current that charges the capacitor to maintain the virtual ground

$$I_R = \frac{U_e}{R} \approx I_c$$

Capacitor equation: - Differential: $I = C \frac{dU}{dt}$ - Integrated: $U = \frac{1}{C} \int I dt$ (*)

Integrator



Virtual ground offset by input current → op amp passes a current that charges the capacitor to maintain the virtual ground

$$I_R = \frac{U_e}{R} \approx I_c$$

with(*):

$$U_a = -\frac{1}{RC} \int_0^t U_e \, dt$$

→ The output voltage is proportional to the time integrated input voltage

Schmitt trigger: positive feedback

If U_a rises, the difference between U₋ and U₊ will rise. This causes U_a to rise even further until maximum output voltage (given by the power supply voltage) is reached



$$U_{\rm a} = v_0 \cdot (U^+ - U^-)$$

Schmitt trigger: positive feedback



 $U_{\rm a} = v_0 \cdot (U^+ - U^-)$

If U_a rises, the difference between U_a and U_+ will rise. This causes U_a to rise even further until maximum output voltage (given by the power supply voltage) is reached

Example: $U_{max} = 14V$, $R_1 = 10\Omega$, $R_2 = 4\Omega$ If $U_a = 14V$, $U_+ = 4V$. If U_e exceeds 4V, $U_- > U_+$ and U_a flips to -14V




(3) Digital electronics

Digital electronics

Work with only two voltage levels (depend on type and input/output)

- High: 1, typically 2-5V
- \circ Low : 0, typically 0-1.5V
- Hexadecimal 4-bit groups:

0000	0	0100	4	1000	8	1100	\mathbf{C}
0001	1	0101	5	1001	9	1101	D
0010	2	0110	6	1010	Α	1110	\mathbf{E}
0011	3	0111	7	1011	В	1111	\mathbf{F}

o Boolean algebra



AND OR



NOT

Example:

 \cap

Ο

0

Decimal: 2024

Hexadecimal: 07E8

x	$\neg x$	
0	1	
1	0	

Laws:

Binary: 0000 0111 1110 1000

- Associativity
- Commutativity
- Distributivity

Logical operations

Full table of symbols, including secondar operations





CMOS-based NAND gate



Flip flops (latches) are digital circuits with two stable states \rightarrow store information



Flip flops (latches) are digital circuits with two stable states \rightarrow store information





Flip flops (latches) are digital circuits with two stable states \rightarrow store information





Flip flops (latches) are digital circuits with two stable states \rightarrow store information





Flip flops (latches) are digital circuits with two stable states \rightarrow store information





Flip flops (latches) are digital circuits with two stable states \rightarrow store information

Simple SR Latch





stable situation

Flip flops (latches) are digital circuits with two stable states \rightarrow store information

Simple SR Latch



stable situation



Likewise, setting the reset to 1 and the set to 0, will lead to the inverse stable Situation

If the second inputs are 0, Q does not change latch is "opaque" → Gated or clocked SR latch

Flip flops (latches) are digital circuits with two stable states \rightarrow store information

Simple SR Latch



Clocked SR Latch



clk provides "1" in a clocked way

Flip flops (latches) are digital circuits with two stable states \rightarrow store information

D- Latch: only "set" input needed, due to inverter





Truth table:

С	D	Q	Q	Comment
0	Х	Q _{prev}	\overline{Q}_{prev}	No change
1	0	0	1	Reset
1	1	1	0	Set

Flip flops (latches) are digital circuits with two stable states \rightarrow store information

D- Latch: only "set" input needed, due to inverter



symbol:





Flip flops (latches) are digital circuits with two stable states \rightarrow store information

D- Latch: only "set" input needed, due to inverter



symbol:





Flip flops (latches) are digital circuits with two stable states \rightarrow store information

D- Latch: only "set" input needed, due to inverter



symbol:





Flip flops (latches) are digital circuits with two stable states \rightarrow store information

D- Latch: only "set" input needed, due to inverter



symbol:







(4) Circuit analysis, topologies

Circuit analysis

Basic circuit analysis can be performed based on the two Kirchhoff laws:

Junction rule or Kirchhoff's Current Law (KCL):

The currents flowing out of any closed Region of a circuit sum to 0



Loop rule or Kirchhoff's Voltage Law (KVL):

The sum of voltage changes around a closed loop is 0



How can we apply these laws to calculate the circuits in an efficient way ?

Circuit analysis

Basic circuit analysis can be performed based on the two Kirchhoff laws:

Junction rule or Kirchhoff's Current Law (KCL):

The currents flowing out of any closed Region of a circuit sum to 0

Loop rule or Kirchhoff's Voltage Law (KVL):

The sum of voltage changes around a closed loop is 0







How can we apply these laws to calculate the circuits in an efficient way ?

- ightarrow Nodal analysis: identify nodes and applies KCL for each node
- ightarrow Mesh current analysis: identify essential meshes, assign mesh current and apply KVL
- \rightarrow Thevenin equivalent: replace part of the network by source + resistance in series
- ightarrow Norton equivalent: replace part of the network by source and resistance in parallel

Nodal Analysis

Node: section of the circuit which connects components. Aim: determine the voltage at each node relative to a reference node, then use them to derive the other relevant quantities

Steps:

- Identify all nodes and assign voltage variables (treat floating or dependent sources as super nodes with internal equation)
- Choose reference node
- Write a KCL equation at each node
- Solve the system of equations (e.g. via matrix inversion)



Nodal Analysis

Node: section of the circuit which connects components. Aim: determine the voltage at each node relative to a reference node, then use them to derive the other relevant quantities

Steps:

- Identify all nodes and assign voltage variables (treat floating or dependent sources as super nodes with internal equation)
- Choose reference node
- Write a KCL equation at each node
- Solve the system of equations (e.g. via matrix inversion)

Example: U_0 : $U_0 = 0V$

U₁:
$$U_1 = U$$

U₂ KCL: $\frac{U_1 - U_2}{R_1} = \frac{U_2 - U_0}{R_4} + \frac{U_2 - U_3}{R_2}$
U₃ KCL: $\frac{U_2 - U_3}{R_2} = \frac{U_3 - U_0}{R_3}$



Nodal Analysis

Node: section of the circuit which connects components. Aim: determine the voltage at each node relative to a reference node, then use them to derive the other relevant quantities

Steps:

- Identify all nodes and assign voltage variables (treat floating or dependent sources as super nodes with internal equation)
- Choose reference node
- Write a KCL equation at each node

 $U_0 = 0V$

- Solve the system of equations (e.g. via matrix inversion)

Example: U_0 :

U₁:
$$U_1 = U$$

U₂ KCL: $\frac{U_1 - U_2}{R_1} = \frac{U_2 - U_0}{R_4} + \frac{U_2 - U_3}{R_2}$
U₃ KCL: $\frac{U_2 - U_3}{R_2} = \frac{U_3 - U_0}{R_3}$



- conveniently using conductance
$$G = \frac{1}{R}$$
 -

$$\begin{bmatrix} G_1 + G_2 + G_4 & -G_2 \\ G_2 & -G_2 - G_3 \end{bmatrix} \begin{pmatrix} U_2 \\ U_3 \end{pmatrix} = \begin{pmatrix} G_1 U \\ 0 \end{pmatrix}$$

- invert matrix or solve by substitution -

$$\rightarrow U_3 = \frac{G_1 G_2 U}{G_2 (G_1 + G_4) + G_3 (G_1 + G_2 + G_4)} \rightarrow U_2$$

 \rightarrow

Mesh current Analysis

Essential mesh: loop in the circuit that does not contain any other loop. Aim: determine the current through each mesh then use them to derive the other relevant quantities

Steps:

- Identify all essential meshes and assign mesh current (special treatment for dependent sources and current sources which are part of two meshes)
- Apply the KVL for each mesh
- Solve the system of equations (e.g. via matrix inversion)



Mesh current Analysis

Essential mesh: loop in the circuit that does not contain any other loop. Aim: determine the current through each mesh then use them to derive the other relevant quantities

Steps:

- Identify all essential meshes and assign mesh current (special treatment for dependent sources and current sources which are part of two meshes)
- Apply the KVL for each mesh
- Solve the system of equations (e.g. via matrix inversion)

Example: Mesh 1: $R_1I_1 + R_4(I_1 - I_2) = U$ Mesh 2: $R_4(I_2 - I_1) + R_2I_2 + R_3I_2 = 0$



Mesh current Analysis

Essential mesh: loop in the circuit that does not contain any other loop. Aim: determine the current through each mesh then use them to derive the other relevant quantities

Steps:

- Identify all essential meshes and assign mesh current (special treatment for dependent sources and current sources which are part of two meshes)
- Apply the KVL for each mesh
- Solve the system of equations (e.g. via matrix inversion)

Example: Mesh 1: $R_1I_1 + R_4(I_1 - I_2) = U$ Mesh 2: $R_4(I_2 - I_1) + R_2I_2 + R_3I_2 = 0$

$$\rightarrow \begin{bmatrix} R_1 + R_4 & -R_4 \\ -R_4 & R_2 + R_3 + R_4 \end{bmatrix} \begin{pmatrix} I_1 \\ I_2 \end{pmatrix} = \begin{pmatrix} U \\ 0 \end{pmatrix}$$



- invert matrix or solve by substitution -

$$\Rightarrow I_1 = \frac{(R_2 + R_3 + R_4) U}{(R_1 + R_4)(R_2 + R_3 + R_4) - {R_4}^2} \Rightarrow I_2$$

Thevenin equivalent circuit

Thevenin's theorem: Any linear circuit containing several voltages and resistances can be replaced by just one single voltage in series with a single resistance connected across the load"

Example circuit:



Thevenin equivalent circuit

Thevenin's theorem: Any linear circuit containing several voltages and resistances can be replaced by just one single voltage in series with a single resistance connected across the load"

Example circuit:

Step1: remove load and shorten sources. Then calculate total Thevenin resistance R_T wrt A/B



Thevenin equivalent circuit

Thevenin's theorem: Any linear circuit containing several voltages and resistances can be replaced by just one single voltage in series with a single resistance connected across the load"

Example circuit:

Step1: remove load and shorten sources. Then calculate total Thevenin resistance R_T wrt A/B Step2: Reconnect sources. Calculate The venin voltage $\ensuremath{\mathsf{U}_{\mathsf{T}}}$







U. Blumenschein, Introduction into Electronics

Example: nodal analysis

Revisiting Voltage divider biasing circuit



Reminder: The voltage U_B across R_2 forward-biases the BE junction

Here: can use **nodal analysis**: Apply Kirchhoff's current law (KCL) at **node 2**

Reminder the $I_B - U_B$ relation does not follow Ohms law but a diode-like input characteristics (which for this exercise, we pretend not to know)

U1:
$$U_1 = U_0$$
 (1)
U2 KCL: $I_1 = I_2 + IB$ (2)

Example: nodal analysis

Revisiting Voltage divider biasing circuit



Reminder: The voltage U_B across R_2 forward-biases the BE junction

Here: can use **nodal analysis**: Apply Kirchhoff's current law (KCL) at **node 2**

Reminder the $I_B - U_B$ relation does not follow Ohms law but a diode-like input characteristics (which for this exercise, we pretend not to know)

 $\begin{array}{lll} U_1: & U_1 = U_0 & (1) \\ U_2 \ \mbox{KCL:} & I_1 = I_2 + IB & (2) \end{array}$

(1) & (2)
$$\rightarrow \frac{U_0 - UB}{R_1} = \frac{U_B}{R_2} + I_B \rightarrow U_0 - UB = UB \frac{R_1}{R_2} + IB R_1 \rightarrow U_B \frac{R_1 + R_2}{R_2} = U_0 - I_B R_1$$

 $\rightarrow U_B = U_0 \frac{R_2}{R_1 + R_2} - I_B \frac{R_1 R_2}{R_1 + R_2}$

$R_{\rm L}$ load R_1 I_{B} U_0 R_2 $U_{\rm B}$ \mathbf{R}_{E}

Voltage divider biasing with emitter resistance

Reminder: We can stabilize the working point by adding an emitter resistance

In order to simplify the calculations, we want to replace the voltage divider by the Thevenin equivalent

- Thevenin voltage:
$$U_T = U_0 \frac{R_2}{R_1 + R_2}$$

- Thevenin resistance:
$$R_T = R_1 ||R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

Voltage divider biasing with emitter resistance



Reminder: We can stabilize the working point by adding an emitter resistance

In order to simplify the calculations, we want to replace the voltage divider by the Thevenin equivalent

- Thevenin voltage:
$$U_T = U_0 \frac{R_2}{R_1 + R_2}$$

- Thevenin resistance:
$$R_T = R_1 ||R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

Voltage divider biasing with emitter resistance



Reminder: We can stabilize the working point by adding an emitter resistance

In order to simplify the calculations, we want to replace the voltage divider by the Thevenin equivalent

- Thevenin voltage:
$$U_T = U_0 \frac{R_2}{R_1 + R_2}$$

- Thevenin resistance:
$$R_T = R_1 ||R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

Now we can analyze the mesh (KVL):

$$U_T = IBR_T + UB_E + RE(I_B + Ic)$$

Voltage divider biasing with emitter resistance



Reminder: We can stabilize the working point by adding an emitter resistance

In order to simplify the calculations, we want to replace the voltage divider by the Thevenin equivalent

- Thevenin voltage:
$$U_T = U_0 \frac{R_2}{R_1 + R_2}$$

- Thevenin resistance:
$$R_T = R_1 ||R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

Now we can analyze the mesh (KVL):

$$U_{T} = IBR_{T} + UB_{E} + RE(I_{B} + Ic)$$

with $I_{C} = \beta I_{B}$ (transfer characteristics):
 $U_{T} = I_{B}R_{T} + U_{BE} + RE I_{B} (1 + \beta)$
 $\Rightarrow I_{B} = \frac{U_{T} - UB_{E}}{R_{T} + RE(1 + \beta)} \Rightarrow I_{C} = \beta IB \Rightarrow \dots$

Circuit topologies

The formal layout of the equations following the application of Kirchhoff's rules applied to a circuit does not depend on the type of device connected in the branches. It only depends on the topology of the circuit.

Circuit Topology describes how components in a network are connected. Circuits with different physical layout can have the same topology.

Example: three circuits with the same topology:



Example: There are only two topologies for a network with 2 branches: series and parallel.



Graph theory

Mathematical *Graph theory* is used to analyze the topology:

Graphs represents the aspects of a network connected to its topology. The devices are left out. \rightarrow a line represents a device. A nod represents all points at the same potential.



The graph representation makes it easier to analyze complex circuits. Graphs are *equivalent* if they can be transformed into each other by translation, rotation, reflection, stretching or crossing/knotting the branches,
Each graph has a **dual graph** with the following elements exchanged:

- $R \leftarrow \rightarrow 1/R$
- U source $\leftarrow \rightarrow$ I source

 $- L \leftrightarrow C$ $- U \leftrightarrow J$

- mesh $\leftarrow \rightarrow$ node
- graph



$$I_3 = -I_1 - I_2 = U(\frac{1}{R_1} + \frac{1}{R_2})$$

Each graph has a **dual graph** with the following elements exchanged:

- $R \leftarrow \rightarrow 1/R$
- U source $\leftarrow \rightarrow$ I source

 $- L \leftrightarrow C$ $- U \leftrightarrow I$

- mesh $\leftarrow \rightarrow$ node



$$I_3 = -I_1 - I_2 = U(\frac{1}{R_1} + \frac{1}{R_2})$$

Each graph has a **dual graph** with the following elements exchanged:

- $R \leftarrow \rightarrow 1/R$
- U source $\leftarrow \rightarrow$ I source

- L ←→C - U ←→I - mesh $\leftarrow \rightarrow$ node



converted parallel circuit into serial circuit

Each graph has a **dual graph** with the following elements exchanged:

- $R \leftarrow \rightarrow 1/R$
- U source $\leftarrow \rightarrow$ I source

- L () C - U () I - mesh $\leftarrow \rightarrow$ node



Literature

- (1) Reminder: Electrical circuits
 - (2) Analog electronics
 - (3) Digital electronics
 - (4) Circuit analysis, circuit topologies

Literature:

Paul Horowitz, Winfield Hill The Art of Electronics Cambridge University Press (2015)

D. Sundararajan Introductory Circuit Theory Springer (2019)





