Transistor layout: 250 – 28 nm, FinFETs

Eva Vilella

University of Liverpool

vilella@hep.ph.liv.ac.uk

14.05.2024 – Advanced UK instrumentation training – Eva Vilella



ENIAC (1946 – 1954)

ELECTRONIC NUMERICAL INTEGRATOR AND COMPUTER



- 17,468 vacuum valves
- 27,000 Kg
- 450 m³
- 174 kW
- It had extremely high costs



UK Research and Innovation

2

Birth of Microelectronics

1947

is considered the date of birth of Microelectronics

> W. Shockley J. Bardeen W. Brattain

They discovered the transistor effect in Germanium

They invented the Bipolar Junction Transistor (BJT)







First transistor

- Original device
 - Bipolar transistor
 - Germanium N
 - 3 electrodes
 - 2 contacts metal-semiconductor like those used for rectifiers and another large area at the base





Integrated circuit



- J. Kilby, Texas Instruments, 1958
- Circuit with transistors connected by metallic wires (by hand)



- R. N. Noyce, Fairchild Semiconductors, 1959
- First monolithic integrated circuit with devices isolated by reverse biased PN junctions and interconnected with aluminium lines





Planar technology – 1958

- Process to produce a large number of devices simultaneously on a wafer
 - Diffusion, oxidation, deposition, photolithography
- Reduced cost
- Birth of Silicon Valley
 - Fairchild Semiconductors (1957)
 - Intel (1970)

- ...







First applications

- 1961 Fairchild Micrologic devices were designed into the AC Spark Plug MAGIC and Martin MARTAC 420 computers, but NASA's Apollo Guidance Computer (AGC) was the most significant early project. Designed by MIT in 1962 and built by Raytheon, each system used about 4,000 "Type-G" (3input NOR gate) circuits. Consuming 200,000 units at \$20-30 each, the AGC was the largest user of ICs through 1965.
- 1962 Texas Instruments won a contract from the Autonetics Division of North American Aviation to design 22 custom circuits for the Minuteman II missile guidance system.
 - The Minuteman project by 1965 overtook NASA's Apollo procurement as the largest single consumer of integrated circuits.



UK Research and Innovation



MOS transistors

- Many failed attempts at achieving a field effect device system
 - A capacitor-type device to modulate the carrier concentration in a semiconductor
 - The problem was the existence of too many shallow states, which prevented an electric field on the surface of the semiconductor
 - SiO₂ reduces the concentration of shallow states
- 1960 M. M. Atalla and D. Khang fabricate the first MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor)
- Comparison MOSFET bipolar
 - Less power consumption to control the same current
 - Less area
 - Allows for larger complexity
 - Slower



UK Research and Innovation

Microprocessors and memories

- MOSFETs offered large potential
- 1970 R. Noyce, G. Moore and A. Grove left Fairchild and started Intel
 - 1970 They presented the first semiconductor chip (a memory)
 - \circ 1k DRAM
 - $\circ~$ Basic cell consisted of 3 transistors
 - $\circ~$ pMOS technology only
 - 1971 F. Faggin and E. Hoff, from Intel, fabricated the first 4004 microprocessor
 - \circ 4 bits
 - \circ 45 instructions
 - \circ pMOS technology only
 - $\odot~$ 3.6 mm x 2.8 mm
 - o 2,3000 transistors
 - (4004 microprocessor + memory + I/O chip + clock = computer)



Evolution of microprocessors



First μP 4004 (1971) 2,300 gates

275,000 gates

μ P 80386 (1984) μ P Pentium III (1999) 9,500,000 gates

The invention of the integrated circuit was a revolution as humankind discovered the technology to produce electronic circuits in mass volumes

14.05.2024 – Advanced UK instrumentation training – Eva Vilella

WK Research and Innovation 10

Evolution

- Race to increase the complexity of integrated circuits since the 1970s
 - Faster microprocessors
 - More complex memories

Moore's law (1965) \rightarrow The number of transistors in a dense integrated circuit (IC) doubles about every two years



Moore's Law – The number of transistors on integrated circuit chips (1971-2018)

Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count) The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

Licensed under CC-BY-SA by the author Max Roser.



Today's applications

















14.05.2024 – Advanced UK instrumentation training – Eva Vilella



Device structure

MOSFET = Metal-Oxide-Semiconductor Field-Effect Transistor



Figure 1: Physical structure of an NMOS transistor: (a) perspective view, (b) cross-section.

WK Research and Innovation

13



Figure 1: Physical structure of an NMOS transistor: (a) perspective view, (b) cross-section.

WK Research and Innovation

14

Symbols



There are four terminals:

drain (D), gate (G), bulk (B), and source (S).





- Zero Gate Voltage
 - With zero voltage applied to gate, two back-to-back diodes exist in series between drain and source.
 - "They" prevent current conduction from drain to source when a voltage v_{DS} is applied.
 - Yielding very high resistance (10¹²*ohms*)



UK Research and Innovation



- Creating a Channel for Current flow
 - Q: What happens if (1) source and drain are grounded and (2) positive voltage is applied to gate?
 - step #1: v_{GS} is applied to the gate terminal, causing a positive build up of positive charge along metal electrode.
 - step #2: This "build up" causes free holes to be repelled from region of *p*-type substrate under gate.



Figure 2: NMOS transistor with a positive voltage applied to the gate. An *n* channel is induced at the top of the substrate beneath the gate.

UK Research



- Creating a Channel for Current flow
 - Q: What happens if (1) source and drain are grounded and (2) positive voltage is applied to gate? Refer to figure to right.
 - step #3: This "migration" results in the uncovering of negative bound charges, originally neutralized by the free holes
 - step #4: The positive gate voltage also attracts electrons from the n⁺ source and drain regions into the channel.



Figure 2: NMOS transistor with a positive voltage applied to the gate. An *n* channel is induced at the top of the substrate beneath the gate.

UK Research





- Q: What happens if (1) source and drain are grounded and (2) positive voltage is applied to gate?
- step #5: Once a sufficient number of "these" electrons accumulate, an *n*-region is created...
 - ...connecting the source and drain regions
- step #6: This provides path for current flow between D and S.



this induced channel is also known as an inversion layer

Figure 2: NMOS transistor with a positive voltage applied to the gate. An *n* channel is induced at the top of the substrate beneath the gate.





14.05.2024 – Advanced UK instrumentation training – Eva Vilella

WK Research and Innovation

20



UK Research and Innovation

LIVERPOO

21





14.05.2024 – Advanced UK instrumentation training – Eva Vilella

22 AIDA K UK Research and Innovation

Capacitances





23

WK Research and Innovation

Capacitances



24 AIDA K UK Research and Innovation

LIVERPOOL

TID effects – Consequences – Leakage current

Increase of leakage current

The leakage current in NMOS is due to the accumulation of defects in the lateral Shallow Trench Isolation (STI) oxide



F. Faccio, Radiation effects in CMOS technologies for the LHC upgrades

14.05.2024 – Advanced UK instrumentation training – Eva Vilella

25 AIDA K UK Research and Innovation

TID effects – Consequences – Leakage current

Increase of leakage current



L. Chen, Radiation tolerant design with 0.18-micron CMOS technology, PhD thesis

14.05.2024 – Advanced UK instrumentation training – Eva Vilella

Leakage current also appears between adjacent n-type diffusions

WK Research and Innovation

26

TID effects – Consequences – Leakage current

Increase of leakage current

In PMOS both type of defects increase the threshold of the parasitic lateral transistor, and no leakage current can be observed



F. Faccio, Radiation effects in CMOS technologies for the LHC upgrades

14.05.2024 – Advanced UK instrumentation training – Eva Vilella

27 AIDA W UK Research and Innovation

Enclosed Layout Transistors

Source-Drain leakage is eliminated by the Enclosed Layout Transistor (ELT)...



Inter-diffusion leakage is eliminated by p+ guard rings...



WK Research and Innovation

28

UNIVERSITY O

F. Faccio, Radiation effects in CMOS technologies for the LHC upgrades

14.05.2024 – Advanced UK instrumentation training – Eva Vilella



Planar nMOS vs FinFET



M. Campbell & F. Faccio, Future ASIC technologies in HEP experiments

14.05.2024 – Advanced UK instrumentation training – Eva Vilella



FinFETs

- Most commercial fabs have migrated to FinFETs below 20-nm gate length feature sizes
- FinFETs exhibit improved electrostatic control of the channel and improved reliability compared to equivalent scaled planar CMOS







T. Hook, FDSOI Conference, Taiwan, 2013

WK Research and Innovation

31

M. Campbell & F. Faccio, Future ASIC technologies in HEP experiments

FinFET processing technology

- Increasing processing complexity
- More challenging lithography
 - Quad patterning
 - Soon EUV
- Line edge roughness
- Isolation steps
 - STI
 - CSD/SSRW



A. Yagishita (Toshiba), SOI Short Course (2009)

32

LIVERSITY OF

WK Research and Innovation

M. Campbell & F. Faccio, Future ASIC technologies in HEP experiments

14.05.2024 – Advanced UK instrumentation training – Eva Vilella

FinFET – Advantages / challenges



M. Campbell & F. Faccio, Future ASIC technologies in HEP experiments

14.05.2024 – Advanced UK instrumentation training – Eva Vilella

33 AIDA K UK Research and Innovation

FinFET – Design

- More drive current for given footprint
- Quantized channel width
 - Challenge for logic & SRAM
 - OK for analog, enough g_m granularity
- Less DIBL \rightarrow better r_{out} , 3× intrinsic gain
- Essentially no body effect ($\Delta V_T < 10 mV$)
- Higher R_s & R_d spreading resistance
- Lower C_j but higher C_{gd} & C_{gs} coupling
- Higher R_{well} (R_{diode}, latch-up)
- Mismatch depends on fin geometry, MG grains, gate density, stress, less on RDF



	Sheu,	TSMC	[18]
Hsueh	et al.,	TSMC	[19]

Slide courtesy of Alvin Loke, Qualcomm

M. Campbell & F. Faccio, Future ASIC technologies in HEP experiments

34 AIDA K UK Research and Innovation

Jhank you for your attention



14.05.2024 – Advanced UK instrumentation training – Eva Vilella

