

# **Pixel detector**



### PANDA Micro Vertex Detector pixel readout architecture


Gianni Mazza

CMS Tracker KickOff meeting, June 1st 2011



# PANDA MVD





#### Barrel :

Layer 1 : radius 28 mm, SPDs Layer 2 : radius 53 mm, SPDs Layer 3 : radius 92 mm, SSDs Layer 4 : radius 120 mm, SSDs Forward : Disks 1-2 : radius 37.5 mm, SPDs Disks 3-4 : radius 75 mm, SPDs

Disks 5-6 : radius 130 mm, SPDs + SSDs

CMS Tracker KickOff meeting, June 1<sup>st</sup> 2011



# **Pixel specs**



Pixel size	$100 \times 100 \ \mu m^2$
Chip active area	$11.4 \times 11.6 \text{ mm}^2$ (116 rows, 110 cols)
dE/dx measurement	ToT, 12 bits dynamic range
Max input charge	50 fC
Noise floor	<32 aC (200 e <sup>-</sup> )
Clock frequency	155.52 MHz
Time resolution	6.45 ns ( 1.9 ns <i>r.m.s.</i> )
Power consumption	$< 500 \text{ mW/cm}^2$
Max event rate	see next slide
Total ionizing dose	< 100 kGy

Gianni Mazza



## Data rates (worst case scenario)



antiproton-	proton (disk)	Au (barrel)
Particle rate per $cm^2 \cdot s$	$6\cdot 10^6$	$1.6 \cdot 10^{6}$
Data rates per cm <sup>2</sup> (per chip )[Mb/s] : no multiple hit ( <i>avg</i> ) multiple hits, 100 µm sensor ( <i>avg</i> ) multiple hits, 200 µm sensor ( <i>avg</i> ) multiple hits, 100 µm sensor ( <i>max</i> ) multiple hits, 200 µm sensor ( <i>max</i> )	300 (397) 450 (595) 750 (992) 675 (893) 1125 (1488)	80 (110) 120 (160) 200 (260) 180 (240) 300 (398)

Chip sensitive area :  $1.32 \text{ cm}^2$ Avg rate :  $20 \cdot 10^6$  annihilations/s Max rate :  $30 \cdot 10^6$  annihilations/s


Gianni Mazza

CMS Tracker KickOff meeting, June 1st 2011



## **Routing direction**








### Module concept







CMS Tracker KickOff meeting, June 1<sup>st</sup> 2011




### **Module types**








#### 2 chips/module






#### CMS Tracker KickOff meeting, June 1st 2011



Gianni Mazza

### **Readout scheme**





Option 1

### Option 2



## **Readout options**



- \* Option 1
  - reduced number of cables
  - simpler ToPiX control logic
  - better management of data rate increase
  - requires an extra chip
- \* Option 2
  - no need of an extra chip
  - interface already under development at CERN
  - more cables



## **ToPiX ASIC**




- \* Custom development for the PANDA MVD
- Provides spatial and time coordinates plus energy resolution measurement (via ToT)
- \* Compatible either with p-type or n-type detectors
- \* Self triggered architecture
- \* Each event has a 12 bits time reference
- Double rate serial readout
- Radiation tolerant
- \* Data corresponding to a 12 bits counter cycle (26.21 μs) are packed in a frame, with an 8 bits frame counter (6.71 ms cycle)

Gianni Mazza



### **Pixel cell**






CMS Tracker KickOff meeting, June 1st 2011



## **ToPiX block diagram**





Gianni Mazza


CMS Tracker KickOff meeting, June 1<sup>st</sup> 2011

312.5 Mb/s



### **Data format**






Gianni Mazza



## **ToPiX v2 architecture**





- Full pixel cell ( analogue + digital )
- Two folded columns with 128 cells
- Two columns with 32 cells
- 5x2 mm<sup>2</sup> die area
- CMOS 0.13 µm technology
- SEU tolerant logic (based on the DICE cell)


CMS Tracker KickOff meeting, June 1st 2011



### ToPiX v2




Pixel cell 100 μm × 100 μm




Analog

Digital



ToPiX prototype 5 mm  $\times$  2 mm



CMS Tracker KickOff meeting, June 1st 2011



## ToPiX v2



#### Tests :

- \* electrical
- \* connected to a detector via wire bonding
- \* TID tests
- \* SEU tests

### References :

D. Calvo et al, *A Silicon Pixel Readout ASIC in CMOS 0.13 µm for the PANDA MicroVertex Detector*, Nuclear Science Symposium Conference Record, 2008 IEEE, 19-25 Oct. 2008 Page(s): 2934 – 2939

D. Calvo et al., *The silicon pixel system for the Micro Vertex Detector of the PANDA experiment* – doi:10.1016/j.nima.2009.09.043

T. Kugathasan, et al., *Front end electronics for pixel detector of the PANDA MVD* - Proceedings of the Topical Workshop on Electronics for Particle Physics 21-25 Sep 2009 - Paris, France - CERN 2009-006, pag. 52-56

#### Gianni Mazza

CMS Tracker KickOff meeting, June 1st 2011



## ToPiX v3



- Layout submitted on February  $7^{th}$  *just received*
- $4.5 \text{x4} \text{ mm}^2$  die area
- CMOS 0.13 μm DM technology
  - $LM \rightarrow 6$  thin, 2 thick metal layers
  - DM  $\rightarrow$  3 thin, 2 thick, 3 RF metal layers
- Triple redundancy-based SEU protection
- End of column logic
- 160 Mb/s SLVS serial output
- Pads for bump bonding




Gianni Mazza


## **Cell layout**



### ToPiX v2



### ToPiX v3




nalogue Digital CMS Tracker KickOff meeting, June 1<sup>st</sup> 2011



# **Double cell**






Common bus

#### Gianni Mazza



# ToPiX v3 layout






- \* 4.5 mm × 4 mm
- \* CMOS 130 nm
- \* Clock frequency 160 MHz
- bump bonding pads
- \*  $2 \times 2 \times 128$  columns
- \*  $2 \times 2 \times 32$  columns
- \* 32 cells EoC FIFO
- \* SEU protected EoC
- \* Serial data output
- \* SLVS I/O

CMS Tracker KickOff meeting, June 1st 2011



# **End of column**





CMS Tracker KickOff meeting, June 1<sup>st</sup> 2011









#### Receiver

- Power Supply: 1.2V to 1.5V
- Power Dissipation:
  - 150uW @ 320Mbs, 1.2V supply
  - <1uW @ power down</p>



#### Driver

- Power Supply: 1.2V to 1.5 V
- Power Dissipation:
  - 3.1mW @ 320Mbs, 1.2 V supply
  - <10uW @ power down</p>



Engineer

Sandro Bonacini – CERN, Switzerland

#### **Electrical Specifications**

Symbol	Parameter	Notes	Min	TYP	Max	Units
Vod	Differential output voltage		110	200	320	mν
ΔV <sub>od</sub>	Differential output voltage change	(fig.1)	0	14	20	mν
Vos	Driver offset voltage		100	200	350	m٧
I <sub>sco</sub>	Output short-circuit current	$V_{os}=0,$ $V_{ob}=0$		-25	-60	mA
I <sub>SCOD</sub>	Differential output short-circuit current	V <sub>oD</sub> =0		-3	-5	mA
IDD	Supply current			2.5	4.0	mA

#### Programmable Output Current

csel[3:0]	Output current [mA]	Driver power dissipation [mW]
8	2.0	3.0
4	1.3	2.1
2	0.8	1.4
1	0.5	1.0
(sleep) 0	0	<.01

Note: All values are given at 1.2V power supply voltage, typical conditions.


CERN development (*S. Bonacini*) SLVS Driver test with Al cables ongoing

CMS Tracker KickOff meeting, June 1st 2011









CMS Tracker KickOff meeting, June 1st 2011



## **GBT** chipset



### Radiation tolerant chipset :

- \* GBTIA : Transimpedance optical receiver
- \* GBLD : Laser driver
- \* GBTx : Data and Timing Transceiver
- \* GBT-SCA : Slow control ASIC

### Supports :

- Bidirectional data transmission
- \* Bandwidth :
  - $\rightarrow$  Line rate : 4.8 Gb/s
  - $\rightarrow$  Effective : 3.36 Gb/s

#### Gianni Mazza

### Target Applications :

- \* Data readout
- \* TTC
- Slow control and monitoring links

### Radiation Tolerance :

- Total dose
- Single Event Upset

CMS Tracker KickOff meeting, June 1st 2011



# **Power regulator**




\* ToPiX power supply  $1.2 \text{ V} - I_{DC} \sim 500 \text{ mA}$  (estimated)

 $\rightarrow$  voltage drop on cables is not negligible

- A DC-DC converter solution compatible with the radiation levels and the magnetic field of a silicon tracker is under development
  @ CERN for sLHC
- \* Current CERN version :  $V_{IN} 10 \div 12 \text{ V}, V_{OUT} = 1.8 \div 3.3 \text{ V}, I_{OUT} < 3 \text{ A}$
- \*  $V_{OUT}$ =1.2 V seems feasible
- \* Board position t.b.d.

 $\rightarrow$  ToPiX internal regulator t.b.d.



CMS Tracker KickOff meeting, June 1st 2011



### Conclusions



- \* A pixel readout architecture has been defined waits for more detailed rate simulations to be finalized.
- F/E ASIC with full pixel cells and columns has been designed and tested – a new prototype, with full end of column logic has been submitted to foundry.
- \* A GBT-based interface to the DAQ system is under evaluation. Contacts with the CERN GBT group ongoing.
- \* Started discussion with a CERN group for radiation tolerant DC-DC converter. A solution based on the AMIS ASIC is under evaluation.



## **Next steps**



- \* Test of ToPiX v3 (G. Mazza, M. Mignone, A. Rivetti, R. Wheadon)
- \* Simulations of the ToPiX updated architecture with the data  $\leftarrow$  input from simulations (*L. Zotti*)
- \* ToPiX more accurate power estimation (from v3 tests)  $\rightarrow$  input to cooling design (S. Coli)
- \* 1<sup>st</sup> approximation definition of the data trasmission board and the power regulator board  $\rightarrow$  input to mechanical design (*G. Giraudo*)
- \* New aluminium cables testing with SLVS drivers (*P. De Remigis*)
- \* Bump bonding with detector, test beam preparation (*D. Calvo, M. Mignone, R. Wheadon*)

Gianni Mazza