



UNIVERSITÄT
HEIDELBERG
ZUKUNFT
SEIT 1386



Accelerating Triplet Track Fit: HLS Based FPGA Implementation

ATLAS Heidelberg Meeting, Trifels

19.07.2024

Kadir TASTEPE
(PI)

Outline of Today's Talk:

②

③

What are tracks? Challenges in tracking?

Why FPGAs instead of CPU?

Accelerating Triplet Track Fit: HLS Based FPGA Implementation

How triplets formed?

What is this?

①



④

Tracking Particles

- Particles are measured by their interaction with matter
- Position (x, y, z) is measured in the Tracking Detector
- Momentum measurement in the magnetic field B

Note: Current inner detector (ID); will be inner Tracker (ITk) after Phase-II upgrade

Fig. The ATLAS Detector



- Signals (\sim Hits) generated as particles pass through detector layers.

Objective: Reconstruct particle's trajectory from measured hits


Tracking Challenges

Tracking gets more and more challenging with increasing number of hits...



Tracking Challenges in HL-LHC

Reconstructed Tracks
Pixel Clusters
Strip Clusters




Many "Footprints" (hits) ...

Tracking Challenges in HighLuminosity-LHC

- Upcoming upgrade of LHC provides challenging environment for tracking
- Many simultaneous interactions (high pile-up)
- Track reconstruction is computationally intensive

"~Number of interactions"
For reference
LHC (design) Luminosity $\sim 10^{34} \text{ cm}^{-2}/\text{s}$

LHC



Luminosity:


$2 \times \text{LHC}$

Pile-up:

~ 60

NOW

HL-LHC




Luminosity:

$5-7.5 \times \text{LHC}$

Pile-up:


~ 200

FUTURE





The ATLAS Trigger & Data Acquisition (TDAQ) System

Regional Tracking: 1 MHz
 Full Detector Tracking: 150 kHz
 Event Size: ~ 2 MB



- 2 Level Trigger System Level 0 and Event Filter to select interesting events
- **Event Filter** will be based on Heterogeneous computing farm
- Current ongoing competition of ideas for future tracking concepts




(General) Triplet Track Fit


This stage matters for us

Event Filter

General Triplet Track Fit - In a Nutshell!




Triplet track fit based on two-step procedure that can be factorized:



① Accounts for all detector-specific information, e.g., B field, material budget; **highly parallelizable (GPUs, FPGAs!)**

② Completely independent of detector; just gets triplet parameters and calculates tracks

Nice feature: each triplet comes with a χ_k^2 that can be used for filtering





FPGA Implementation

Field Programmable Gate Arrays (FPGAs)

Programmable chip (reconfigurable hardware) enabling custom digital circuit creation for diverse applications

Why use FPGAs?

- High-degree of parallelism
- High throughputs
- Low latency
- Power efficiency
- Reconfigurability



Why NOT use FPGAs?

Among others, HDLs (e.g. Verilog) are "not" widely spread.

But: Many people know C++: Would be nice to synthesize ("translate") C++ code to FPGA


High Level Synthesis (HLS)



What is High Level Synthesis?


- From this  to this  to run on this .

In other words: HLS translates high-level languages (C, C++) to FPGA




Optimization Example


Sequential Execution




Task Parallelism within a Run




Task Parallelism with Pipelining



Task Parallelism and Pipelining of Runs



Some performance results for vector multiplication



Base design
throughput
1.2 Gb/s

Pipelined
throughput
4.7 Gb/s

Unrolled
throughput
120 Gb/s

Fully
pipelined
throughput
960 Gb/s




- A → provides data
- B } Independent Calculations
- C }
- D → output
- synchronization

Implementation of Triplet Track Fit

- Only Local Part so far


①

► Input stream of triplets




Implementation of Triplet Track Fit

- Only Local Part so far





Implementation of Triplet Track Fit

- Only Local Part so far



Implementation of Triplet Track Fit

- Only Local Part so far



First Results

Consistency Check


Triplet Track Fit is already implemented for CPU

Better make sure that we get the same results!

Local Fit implemented for FPGA!

All triplet parameters are consistent with CPU results

Next: Optimization!




Optimization

- ❖ Approximate trigonometric functions with small values.
- ❖ Calculate other functions by Cordic.
- ❖ Break down the algorithm into intermediate steps.
- ❖ Avoid redundancies.

Example:

```
sin(x) = x - x*x*x/6;
```





```
a = x * x;  
b = x / 6.0;  
c = a * b;  
d = x - c;
```

"a" and "b" independent!
TASK LEVEL PARALLELISM

Helps avoid duplication.

Reduces human readability.




Resource Usage



Available limited resources on the FPGA

// Resource usage without any optimization

// Resource usage with optimization



Super Logic Region (SLR)





Resources vs Latency trade-off

Kernel Latency

Using more resources
to reduce latency!

Estimated
number of cycles
required to
execute kernel.



Reducing latency
improves the throughput!

Latency without
any optimization

Latency with
optimizations.

Summary

- Ongoing studies to implement Triplet Track Fit on FPGAs for the ATLAS Event Filter
- Hardware emulation of the local triplet fit produces consistent results
- Preliminary optimization improves latency and resource usage
- Next Steps:
 - Global Track Fit will be implemented
 - Running on Hardware

Thank you for your attention! Questions?

References

N. Berger, A. Kozlinskiy, M. Kiehn, A. Schöning, A new three-dimensional track fit with multiple scattering, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment. 844 (2017) 135–140.


<https://docs.amd.com/r/2023.1-English/ug1393-vitis-application-acceleration>

Backup

After Optimization


Better make sure that we get the same results after optimizations!

All triplet parameters are still consistent with CPU results.



What is a Triplet?

A **Triplet** is a collection of three consecutive **hits** and can be seen as the smallest building block of tracking.





Triplet →

Why Triplets?

- Minimum required number of hits to calculate track parameters (e.g. curvature)
- Consecutive triplets share two hits.

Getting Tracks from Triplets

Tracks are combinations of **triplets** consisting of hits.



Info:

The dataset we're using consists of triplets