

Accelerating Triplet Track Fit: HLS Based FPGA Implementation

ATLAS Heidelberg Meeting, Trifels

Kadir Tastepe (PI)

Kadir Tastepe (PI)



19.07.2024



Outline of Today's Talk:

(2)What are tracks? Challenges in tracking? Why FPGAs inhead of CPU? Accelerating Triplet Track Fit: HLS Based FPGA Implementation What is this? How triplets formed?

Kadir Tastepe (PI)







Tracking Particles

- Particles are measured by their interaction with matter
- Position (x, y, z) is measured in the Tracking Detector
- Momentum measurement in the magnetic field B

Note: Current inner detector (ID); will be inner Tracker (ITk) after Phase-II upgrade


Fig. The ATLAS Detector

Calorimeter (energy measurement)

Interaction point (IP)

Kadir Tastepe (PI)

Tracking Detector (position/momentum measurement)



·Signals (~Hits) generated as particles pass through detector layers.

Objective: Reconstruct particle's trajectory from measured hits





Tracking Challenges Tracking gets more and more challenging with increasing number of hits...




Jackin challenges in HL-LHC


Pixel Clusters Strip Clusters

Many "Footprints" (hits) ...


Tracking Challenges in HighLuminosity-LHC

- Upcoming upgrade of LHC provides challenging environment for tracking
- Many simultaneous interactions (high pile-up)
- Track reconstruction is computationally intensive






LHC



Kadir Tastepe (PI)

""Number of interactions" For reference LHC (design) Luminosity ~ 10^{34} cm⁻²/s











The ATLAS Trigger &

- to select interesting events
- computing farm
- tracking concepts



General Triplet Track Fit – In a Nutshell!

Triplet track fit based on <u>two-step</u> procedure that can be factorized:



 Accounts for all detector-specific information, e.g., B field, material budget; (2) Completely independent of detector; just gets triplet parameters and calculates tracks highly parallelizable (GPUs, FPGAs!)

Nice feature: each triplet comes with a χ_k^2 that can be used for filtering

Kadir Tastepe (PI)







FPGA Implementation

Kadir Tastepe (PI)






Field Programmable Gate Arrays (FPGAS)

diverse applications

Why use FPGAs?

- High-degree of parallelism
- High throughputs
- Low latency
- Power efficiency
- Reconfigurability



Why NOT use FPGAs?

Among others, HDLs (e.g. Verilog) are "not" widely spread.

But: Many people know C++: Would be nice to <u>synthesize</u> ("translate") C++ code to FPGA

Kadir Tastepe (PI)

HDL — Hardware Developing Language

Programmable chip (reconfigurable hardware) enabling custom digital circuit creation for



What is High Level Synthesis? - From this C++ to this HDL (Verilog) to run on this

In other words: HLS translates high-level languages (C, C++) to FPGA

Optimization

This is C/C++ code with some compiler statements to tell HLS what to do


This is for emulating the synthesised code on target hardware. Compiling: NOT SO FAST ~ O(minutes)

ATLAS-Heidelberg Meeting @ Trifels 2024


Kadir Tastepe (PI)

HDL — Hardware Developing Language















Base design throughput 1.2 Gb/s


Pipelined throughput 4.7 Gb/s

Unrolled throughput 120 Gb/s

Fully pipelined throughput 960 Gb/s




ATLAS-Heidelberg Meeting @ Trifels 2024



Kadir Tastepe (PI)







Kadir Tastepe (PI)

ATLAS-Heidelberg Meeting @ Trifels 2024

2 Sending Triplets








Kadir Tastepe (PI)









First Results

Kadir Tastepe (PI)

ATLAS-Heidelberg Meeting @ Trifels 2024



Consistency Check

Triplet Track Fit is already implemented for CPU


> Better make sure that we get the same results!

Local Fit implemented for FPGA!

All triplet parameters are consistent with CPU results


Next: Optimization!

Kadir Tastepe (PI)



ATLAS-Heidelberg Meeting @ Trifels 2024






Kadir Tastepe (PI)







Resource Usage




Super Logic Region(SLR)





Resources vs Latency trade-off





Summary

- Hardware emulation of the local triplet fit produces consistent results
- Preliminary optimization improves latency and resource usage
- Next Steps:

Global Track Fit will be implemented Running on Hardware

Thank you for your attention! Questions?

Kadir Tastepe (PI)

ATLAS-Heidelberg Meeting @ Trifels 2024

Ongoing studies to implement Triplet Track Fit on FPGAs for the ATLAS Event Filter





References

N. Berger, A. Kozlinskiy, M. Kiehn, A. Schöning, A new three-dimensional track fit with multiple scattering, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment. 844 (2017) 135–140.

https://docs.amd.com/r/2023.1-English/ug1393-vitis-application-acceleration

Kadir Tastepe (PI)



Backup

Kadir Tastepe (PI)




After Optimization

Better make sure that we get the same results after optimizations!

All triplet parameters are still consistent with CPU results.

Kadir Tastepe (PI)





What is a Triplet?


A Triplet is a collection of three consecutive hits and can be seen as the smallest building block of tracking.


Why Triplets?

- Minimum required number of hits to calculate track parameters (e.g.curvature)
- Consecutive triplets share two hits.

Layer

Getting Tracks from Triplets Tracks are combinations of triplets consisting of hits.





Info: The dataset we're using consists of triplets





