

Triplet Track Fit Implementation on FPGAs using High-Level Synthesis

Friday 19 July 2024 11:00 (25 minutes)

Presenter: TASTEPE, Kadir Murat (Heidelberg University (DE))

Session Classification: Block V