

# Development of an in-house Ni/Au plating process for pixel-detector hybridisation and module integration



DRD3 Week: Solid State Detectors R&D

19/06/2024

<u>Haripriya Bangaru<sup>1</sup></u>, Justus Braach<sup>1,2</sup>, Giovanni Calderini<sup>3</sup>, Dominik Dannheim<sup>1</sup>, Ahmet Lale<sup>1</sup>, Rui De Oliveira<sup>1</sup>, Mateus Vicente Barreto Pinto<sup>4</sup>, Janis Viktor Schmidt<sup>5</sup>, Peter Svihra<sup>1</sup>, Matteo Centis Vignali<sup>6</sup>, Alexander Volker<sup>5</sup>, Xiao Yang<sup>1</sup>

1: CERN 2: Hamburg University 3: LPNHE-Paris, Centre National de la Recherche Scientifique 4: Universite de Geneve 5: KIT - Karlsruhe Institute of Technology 6: FBK

# **Motivation**



Development of an in-house module hybridization technique in two main steps:

- Creation of bumps on the pads of sensor and ASIC with ENIG plating
- 2. Flip-chip assembly with an adhesive layer between the chips

### Basis for interconnection technologies

- Pad metallisation is required for most interconnection technologies ٠
- For adhesive-based bonding: Need for sufficiently large cavity volume ٠ between sensor and ASIC after bonding to fit excess adhesive
- Deposition height variable for different applications ٠

#### In-house production

- Single die processing possible ٠
- Short turnaround time ٠
- Quick adjustments possible ٠
- Quality control •
- Maskless, cost-efficient



## Introduction

### 3 main steps for Electroless Nickel Immersion Gold (ENIG) plating:

- 1. Pre-treatment and zincation of the aluminium pad
- 2. Electroless Nickel deposition (creation of the bump)
  - Self-catalytic reaction on pad surface
- 3. Immersion Gold
  - Corrosion protection, bondable surface, very thin layer ( < 1  $\mu$ m)





FIB cross-section of an ENIG bump on an aluminium pad





### **Challenges of initial platings**















Achieve ENIG plating on high connection density chips (ex: CLICpix2, 12µm pads; 25µm pitch) !!



### **Sample preparation**

Samples preparation steps:

- Cut PCB (FR4) pieces
- Drill PCB
- Clean PCB
- Glue the Chip on the
  PCB





Daisy chain devices (glass wafer)







## **Preparation: Daisy-chain devices**





Daisy chain devices produced at FBK

\*\*\*\*

Designed to validate interconnect yield, electrical resistance, thermo-mechanical stress

- 6" glass wafers, up to 650µm thick
- Varying Bonding area, pad size and pitch, matching different target applications



Test dedicated glass chip

1

1

1

1

Side view

3x3, pitch 4500um, diceable

**Fop view** 





## **Pre-treatment setup**

<u>Pre-treatment</u>: ultrasound + manual movements (previously static)





# **Nickel Plating setup**



Temperature probe





Bubbles removal from surface of chip Frequent calibration



Swing movements



Avoiding crosscontaminations

pH metre

٠

•

- Temperature probe
- Micropipette







# **Characterisation of ENIG plating**





# **Process flow documentation**





## **Results**

### Timepix3 type daisychain test structures

Good ENIG results on 22µm pads and 55µm pitch:

- No overplating
- No skipped pad or area
- Good pad homogeneity
- 99% of pads correctly plated
- Pads height: 10 µm (+/-0.5µm) 55min deposition

Timepix 3 type daisy-chain device test structure (14x14mm)



### 



#### Optical microscopy after ENIG plating

Optical profilometry after ENIG plating



Optical microscope, 45° tilt





## **Results**

"CLICpix2" type daisychain test structures, <u>20µm pitch, 10x8µm</u> rectangular pad size (High connection density)

#### Excellent ENIG results:

- Good results, in line
  with our objectives
- >99% of pads correctly plated (16384 pads)
- Pads height: 4.5 µm (25min deposition)

CLICpix2 type daisy-chain test structures (3.2x3.2mm)





#### Optical microscope, 45° tilt







TimeSpot ASIC <u>Functional chip</u> 55µm pitch, <u>19µm</u> <u>pads</u>

Excellent ENIG results:

- 99.93% of pads correctly plated (1184 pads, 1 not correct due to particle masking)
- Pads height: 10 µm (1h deposition)

#### Before plating, optical microscope





#### After 1h plating, optical microscope



1 pad non plated due to particle





### **Results**

ALTIROC3 sensor Functional chip 1.3mm pitch, 90x90µm\_pads

Good ENIG results:

- Homogeneity of bumps achieved with no overplating
- No skipped pads
- Pads height: 8.5 µm (1h deposition)



Optical microscope, 62° tilt

#### Optical profilometry after ENIG plating









## Conclusion

### **Optimisation of ENIG plating:**

- Reproducibility
- Almost no skipped pads and areas
- Almost no overplating
- Uniformity (even at the edge of the chips)
- Adaptation of the ENIG process to high pad density (20µm pitch) and smaller pads (10µm)
- Adaptation of the ENIG process to lower pad density (1.3mm pitch) and large pads (90x90µm)
- Successful plating of functional TimeSpot ASIC and ALTIROC3 sensors

19.06.2024

### Next steps:

- Confirmation of these results on high number of chips
- Study of the stability of the process over time (process drift)
- Apply this ENIG plating process to other functional ASICs and sensors and adjust plating parameters for each application (CLICpix2, Timepix3/4...)
- Scalability of the process (single wafer processing)



	Pad size	Pitch	ENIG height
"Timepix3" daisy-chain test structures	12-14 µm	55 µm	10 µm
TimeSpot ASIC	19 µm	55 µm	10 µm
"CLICpix2" daisy-chain test structures	10x8 µm <sup>2</sup> (rectangular)	20 µm	4.5 µm
ALTIROC3	90x90µm <sup>2</sup>	1.3 mm	8.2-8.5 µm