

**1° DRD3 Meeting on Solid State Detectors** Tue 18/06/2024, Geneva

# **Technology Transfer of LGAD Sensor for Large-Volume Productions**

G. Paternoster, A. Bisht, M. Boscardin, L. Cavazzini, M. Centis Vignali, F. Ficorella, O. Hammad Ali, G. Pepponi, N. Wegher

**Fondazione Bruno Kessler, Trento, ITALY** 

With the support of the UFSD Group, **University and INFN of Turin** 

## **Motivations**

### LGADs have many applications in present and future detectors:

- MIP Timing Layer: CMS-ETL, ATLAS-HGTD
- Particle identification (Time of Flight): ALICE 3 (Run5), Belle2, Electron Ion collider (Tracking + TOF@ePIC) >2031), and Future Lepton colliders (>2040).

### In all these cases, large surfaces (several m<sup>2</sup>) have to be covered with LGAD Sensors

### Important Aspects to be demonstrates:

- Reliability of the LGAD fabrication process
- Capability of large-area productions
- Yield, reproducibility of the process, also considering all the peculiar aspects of LGADs (i.e. Doping homogeneity ->  $V_{BD}$  and Gain uniformity)

These motivations are actually already included in WG2 research goals of DRD3

Page :

## **FBK-LGAD Technology**

Two main LGAD technology variants developed in collaboration with the UFSD group (Torino, Trento, Perugia) for 4D-tracking:

- Standard (Shallow) Gain Layer
- Deep Gain Layer


Both of them qualified with respect to CMS and ATLAS requirements.

The deep version seems to perform slightly better at higher fluences

After the R&D Phase, FBK worked to lead this technology at a higher TRL

#### Many challenges faced:

- Assuring high production-yield
- Assuring high reproducibility and industry-level quality control
- Guarantee large volume production (~2000 wafers) in a short time
- Reduce the overall production costs per wafer






# To demonstrate the scalability of the FBK-LGAD technology, FBK started a TT to an external CMOS Foundry

LFoundry was selected as a partner. In previous years, FBK already carried out TT of SiPMs to LF for large productions (DarkSide and DUNE) for a total of >2000 wafers produced with exceptional results

#### **Expected Advantages:**

- Scaling to 8" (double the area, taking almost the same production costs)
- Possible high-volume productions (LF has a capacity of 40.000 wafers/month)
- Industry-standard process quality



## **Technology Transfer**

#### **Custom process**


The production is not based on a CMOS Technology Platform by LFoundry (i.e. LF110 or LF150).

It is a fully customized process.

A one-to-one transfer of the single production steps has been done:

- oxidation/annealing recipes
- Same depositions materials and thicknesses (same depositions
- Ion implantation parameters

Dec 2023	Starting of the TT activities
Jan-Feb 2024	Prodcution of Short Loops to qualify some single process steps
March – May 2024	Production of 1 <sup>st</sup> Batch (Learning Cycle 1)
May-June 2024	Wafer-level Characterization of LC1
June-Sep	Test beam and irradiation of LC1
Sept 2024	Production of 2 <sup>nd</sup> Batch (LC2)



## First Learning Cycle: Split Table

### Split Table

### - Two main splits: DEEP Gain Layer Shallow Gain Layer

### - PGAIN Dose variations:

-8% +8% for DEEP -4% 4% for Shallow

# - Carbon co-implantation on all the wafers

LC1								
Wf#	PGAIN split	PGAIN DOSE	Carbon dose					
1	Deep CBL	1*	0.6	٦				
2	Deep CBL	1*	0.6	J				
3	Deep CBL	1*-8%	0.6					
4	Deep CBL	1*-4%	0.6					
5	Deep CBL	1*-2%	0.6					
6	Deep CBL	1*	0.6					
7	Deep CBL	1*+2%	0.6					
8	Deep CBL	1*+4%	0.6					
9	Deep CBL	1*+8%	0.6	J				
10	Shallow CHBL	1	0.8	]				
11	Shallow CHBL	1-4%	0.8					
12	Shallow CHBL	1-2%	0.8					
13	Shallow CHBL	1	0.8					
14	Shallow CHBL	1+2%	0.8					
15	Shallow CHBL	1+4%	0.8					

- Set-up wafers


### Dose split

### Set-up wafer


### Dose Split


## **First Learning Cycle: Layout**

### 16x16 CMS Sensor (2x2 cm<sup>2</sup>)



- 1.3x1.3 mm<sup>2</sup> PAD and PIN
- 1x2 pixels for inter-gap characterization -
- PCM: 4PK for contact resistance; VDP for implant sheet resistance; CAP for dielectric thicknesses; others...






- Type 9 (double p-stop) ----
- GR 300 um
- 44 Full Devices/wafer \_

### PCM and Test Structure (0.2x2 cm<sup>2</sup>)




## Wafer Level Characterization: PAD/PIN DARK IV

### **WAFER 6**: DEEP PGAIN DOSE = 1.0



#### 1.3x1.3 mm<sup>2</sup> PAD/PIN

- All samples working
- Low PIN current
- Uniform IV




# **K IV** = 1.0

PAD/PIN from all the 52 Test structures on the 8" wafer


Meas. conditions:
1-60 Volts Step 1 V
60-500 Volts – Step 10 V

## **PIN/PAD Characterization: comparison External vs Internal Facility** IV comparison of single PAD/PIN 2 wafers from the same Technological Split: DEEP PGAIN – Dose 1.0 – Carbon 0.6




**Internal Facility: UFSD4-CMS W18** 

- ✓ Similar performance in terms of Dark Current ✓ Same full-depletion voltage ✓ Similar Breakdown Voltages



### **Characterization Methods: IV Analysis**



=5<

Breakdown was calculated from the k-curve [M. Fernandez, TREDI 2021]


$$K(I,V) = \frac{\Delta I}{\Delta V} \frac{V}{I}$$

 $V_{BD}$  = Defined as the last bias point at with K< 20

Gain layer depletion Voltage cannot be not clearly detected by k-method in LGADs with Carbon

V<sub>FD</sub> = Defined as the Voltage where K is max in the range 1-60 V (provided that k>5)

### **PAD IV Analysis : V<sub>BD</sub> MAPS (DEEP Split)**



240

235

230

225

220

215

210

205

\_\_\_\_\_200

NaN

V<sub>PP</sub> - 1x1 - WAFER 9


		BD		-
		170	190	1
	180	170	170	1
160	190	180	160	1
170	180	180	180	1
170	170	170	170	1
150	180	170	160	1
	170	160	170	1
		180	170	1
1	2	3	4	
	170 170	160       190         170       180         170       170         150       180         150       180	Info180170180180160180170180170170150180180180	170190180170170180170180160170180180180170170170170150180170160170180170170

	-	1x1	-	WA	FER	8
DD						-

	V <sub>BD</sub> - 1x1 - WAFER 8										
	260	1			230	220	220	230 <mark>1</mark>	<mark>)1+</mark>	<mark>4%</mark>	
-	255	2		210	230	230	230	240	220		
-	250	3	210	220	220	220	230	240	240	230	
-	245	4	210	200	220	220	220	220	240	230	
-	240	5	200	210	210	230	240	210	230	220	
	235	6	230	220	220	210	220	230	210	220	
		7		210	210	220	210	210	220		
	230 NaN	8			220	210	230	240			
			1	2	3	4	5	6	7	8	


V <sub>BD</sub> ·	• 1x1	-	WAFER	7

1			250	250	260	25(	<mark>)1+</mark>	<mark>2%</mark>
2		250	250	250	260	250	260	
3	250	240	250	250	260	240	250	250
4	250	250	240	250	240	240	260	260
5	250	260	250	230	240	260	250	250
6	250	250	260	230	250	260	240	260
7		240	250	240	250	250	230	
8			250	260	240	250		
	1	2	3	4	5	6	7	8



The  $V_{BD}$  distribution at wafer level seems quite random without any visible and reproducible pattern

### **Characterization Methods: DC-GAIN**



=5<


The 1x1 PIN/PAD have been measured with automatic prober under DC-illumination with a NIR LED at 950 nm.

$$G^{DC} = \frac{I_{LGAD}^{Ill} - I_{LGAD}^{Dark}}{I_{PIN}^{Ill} - I_{PIN}^{Dark}}$$

DC-Gain of the LGAD PAD is calculated considering the adjacent PIN and corrected by Dark

Low-level photogeneration (corresponds to ~ 20 mips/µm<sup>2</sup>/sec) to avoid charge-screening

### **Characterization Methods: DC-GAIN**




The 1x1 PIN/PAD have been measured with automatic prober under DC-illumination with

#### Wafer-level GAIN MAP

Each square is a shot. 1 PIN/PAD couple measured per each shot

> DC-Gain of the LGAD PAD is calculated considering the adjacent PIN and corrected by Dark

Illumination through 3 holes in the metal





$$-I_{LGAD}^{Dark}$$
  
 $-I_{PIN}^{Dark}$ 

Low-level photogeneration (corresponds to ~ 20 mips/ $\mu$ m<sup>2</sup>/sec) to avoid charge-screening


### PAD IV Analysis : BD & VGL MAP

**V**<sub>BD</sub> - 1x1 - WAFER 6 290 270 300 270 290 300 290 300 280 270 300 NaN Brakdown histogram - W6 





### **WAFER 6**: DEEP PGAIN DOSE = 1.0




#### 20% Tails exclusion

80% Devices V<sub>BD</sub> in the range 260-293 Volts

Tragel !


80% devices **Gain** in the range **5.7 – 7.7** 

### **PAD IV Analysis :** V<sub>BD</sub> and GAIN vs PGAIN Dose (DEEP Split)




- BDV almost linear with Dose (~ 15 Volts / 1% Dose variation)
- Gain more than exponential with Dose

=5<



## **PAD IV Analysis : Guard Ring Current**



**GR** Current much larger than expected

- Large spread of GR current on wafer level (higher at the border)
- This effect already occurred in the past in internal productions at FBK and explained with type inversion of the HR epi layer

It should be solved by increasing the doping level the starting material


#### GR curr - 1x1 - WAFER 1

					-				
	7e-08	2e-08	2e-08	3e-08					
∋-08	1e-08	7e-09	6e-09	7e-09	9e-09			•	
∋-08	7e-09	5e-09	5e-09	5e-09	6e-09	1e-08			
e-08	6e-09	5e-09	4e-09	4e-09	5e-09	9e-09		-	10 <sup>-8</sup>
e-08	6e-09	5e-09	5e-09	5e-09	6e-09	1e-08		-	
∋-08	9e-09	6e-09	6e-09	6e-09	9e-09	2e-08			
e-07	2e-08	1e-08	1e-08	1e-08	3e-08				
	9e-07	2e-07	1e-07	2e-07					NaN
2	3	4	5	6	7	8	-		



## **PAD IV Analysis : Standard (Shallow) Gain Layer**

	L	C1	
Wf#	PGAIN split	PGAIN DOSE	Carbon dose
1	Deep CBL		0.6
2	Deep CBL		0.6
3	Deep CBL	1*-8%	0.6
4	Deep CBL	1*-4%	0.6
5	Deep CBL	1*-2%	0.6
6	DeenCB	1	0.6
7	Deep CBL		States and a state of the state
ALCONT B	Deep CBL	1*+4%	0.6
9	Deep CBL	1*+8%	0.6
10	Shallow CHBL	1	0.8
11	Shallow CHBL	1-4%	0.8
12	Shallow CHBL	1-2%	0.8
13	Shallow CHBL	1	0.8
14	Shallow CHBL	1+2%	0.8
15	Shallow CHBL Shallow CHBL	1+4%	0.8



Shallow PGAIN showed some issues already notexplained:


- Higher Dark Current process still ongoing

- Large spread of  $V_{\text{BD}}$  and Gain on the wafer Analysis of the measurements and cross-check of the Page 18


# **16x16 Sensors (DEEP Split)**

### **Measurement** conditions


- All the 256 pixels shorted to a single channel
- GR on a separate channel
- Bias form the Wafer backside




- Total current ~1e-5A consistent with the sum of the single PADs (single pad ~ 1e-7 A)
- Dark = Good ones
- Red ones = Bad ones (manually selected)
- GR also shows high current level




Reds = Bads due to premature BD or high current





Wafer Level Characterization: DARK IV (DEEP Split) YIELD

Wafer #	GOODS	BADS	YIELD
1	36	8	81.8%
2	41	3	93.2%
3	39	5	88.6%
4	43	1	97.7%
5	40	4	90.9%
6	43	1	97.7%
7	41	3	93.2%
8	42	2	95.5%
9	42	2	95.5%



## Conclusion

- FBK started a Technology Transfer of the custom FBK-LGAD Technology to an external CMOS Foundry to investigate the reliability of the fabrication process for possible future large volume-productions
- The First Batch was completed in May '24. Wafer-level characterization showed promising results in terms of Yiled, V<sub>BD</sub>, Dark current, Gain and Wafer-level uniformity
- Some aspects still to be optimized: high GR current (supposed to be due to epi-type) inversion); high  $V_{BD}$  spread in the Shallow PGAIN Split
- Further characterization is ongoing by INFN and University of Turin (test beam, irradiation tests)
- The next batch is planned for Sept 2024




# **THANKS!**

Special acknowledgement to: INFN and University of Turin University of Piemonte Orientale University of Perugia University of Trento

And to the LFoundry Team

### PAD Characterization: BD and GAIN (DEEP Split)

V<sub>BD</sub> - 1x1 - WAFER 6




Scatter plot VBD VS Gain the DEEP split (wit Brakdown Voltage vs 450 400 350 300 250

Best of the second seco


Only 3 out 486 samples show a premature breakdown (not due to gain)

# Scatter plot VBD vs Gain at 150 V for all the 9 wafers of the DEEP split (with different PGain Doses)


#### Brakdown Voltage vs GAIN - DEEP GAIN LAYER





### **16x16 LGAD Characterization: V<sub>BD</sub> MAPS (DEEP SPLIT)**





V<sub>BD</sub> - 16x16 - WAFER 7











290

5

2(

2(

19

19

18