
R&D of a MAPS based Inner Tracker for the STCF

Lailin Xu




University of Sci. & Tech. of China

On behalf of the STCF MAPS working group

1st DRD3 week on Solid State Detectors R&D

Jun 17-21, 2024

Super Tau Charm Facility (STCF)



- Energy range: $E_{cm}=2-7\text{GeV}$
- Peak luminosity $>0.5\times 10^{35}\text{ cm}^{-2}\text{ s}^{-1}$ at 4 GeV
- Potential for an upgrade to increase lumi. and realize **polarized beam**

- 1 ab^{-1} data expected per year
- Generate an unprecedentedly large number of τ leptons, particles made of c quarks
- Important playground for study of QCD, exotic hadrons, flavor and search for new physics

Conceptual design

Solid angle coverage: $93\% \cdot 4\pi$ (polar angle: $20^\circ \sim 160^\circ$)

Inner tracker(ITK)

- $< 0.35\% X_0/\text{layer}$
- $\sigma_{xy} < 100\mu\text{m}$

Main drift chamber(MDC)

- $\sigma_{xy} < 130\mu\text{m}$
- $\sigma_p/p \sim 0.5\% @ 1\text{GeV}$
- $dE/dx \sim 6\%$

Particle identification(PID)


- π/K (K/p) $3\sim 4\sigma$ sepa. up to $2\text{ GeV}/c$

Electromagnetic calorimeter(EMC)

- E range : $0.025\sim 3.5\text{ GeV}$
- $\sigma_E @ 1\text{GeV}$
 - Barrel 2.5% ; Endcap 4.0%
- Pos. res. : 5 mm

Muon detector(MUD)

- $0.4 \sim 2.0\text{ GeV}$
- π suppression > 30



FRONTIERS OF PHYSICS



REPORT



Volume 19 / Issue 1 / 14701 / 2024

STCF conceptual design report (Volume 1):
Physics & detector

[Front. Phys. 19, 14701 \(2024\)](https://doi.org/10.1051/epjconf/202419114701)

Conceptual design of the MAPS tracker

- Physics requirements of the Inner Tracker:
 - Tracking efficiency: $>99\%$ @ $p_T > 0.3 \text{ GeV}$; $>90\%$ @ $p_T > 0.1 \text{ GeV}$
- A preliminary design of the MAPS based Inner Tracker (ITKM)
 - Three layers of silicon pixel detectors, with radii of 36mm, 98mm, 160mm (beam pipe: 30mm)
 - Acceptance: polar angle of $20^\circ \sim 160^\circ$
- Total area: 1.3m^2



Layer	Radius (mm)	Length (cm)	Area (cm ²)
1	36	19.8	447.5
2	98	53.9	3315.9
3	160	87.9	8838.6


Geometry/layout still being optimized
Might extend to 4 or more layers

Design targets

- Requirements on the STCF MAPS
 - Power consumption: $\leq 100\text{mW}/\text{cm}^2$
 - Material budget per layer: $\leq 0.35\% X_0$
 - Spatial resolution: $\leq 30\mu\text{m}$
 - Time resolution: $\leq 50\text{ns}$ (to deal with the pileup issue at high luminosity)
 - Time-over-threshold (TOT) measurement:
 - Time-walk correction
 - Correction of multi-coulomb scattering in track finding

Probability of pileup (with an event rate of 400 kHz @ J/ψ , bunch crossing of 4ns):

- 4% within 100ns
- 8% within 200ns



Sensor design


- Pixel size considerations
 - Higher priority on the **power consumption** than the spatial resolution → larger pixel size to reduce the power consumption density
 - Three different designs
 - **Pixel-based**: analog connected small pixels ($1 \times 6 \rightarrow 1, 2 \times 3 \rightarrow 1$) using metal lines
 - **Strip-based**: extended diode size in one direction
 - **Supapixel based**: digital connected small pixels

ALPIDE-like



A: pixel
 $30\mu\text{m} \times 30\mu\text{m}$


Pixel-based



B: Pixel-based
 $180\mu\text{m} \times 30\mu\text{m}$

C: Pixel-based
 $90\mu\text{m} \times 60\mu\text{m}$

Strip-based







D: Strip-based
 $180\mu\text{m} \times 30\mu\text{m}$

E: Strip-based
 $90\mu\text{m} \times 60\mu\text{m}$

TCAD simulation


- Strip Sensor
 - Rectangular: $30\mu\text{m} \times 180\mu\text{m}$
 - Diode : $2\mu\text{m} \times 150\mu\text{m}$
- Sensor capacitance
 - Single pixel: 2 fF
 - Pixel-based pixel: 12 fF
 - Also need to consider the capacitance of metal lines
 - Strip-based pixel: 30 fF
 - Much larger than $2\text{ fF} \times 6$



Uniformer depletion zone along the strip → beneficial for charge collection and timing


Design technologies

- Three different CIS technologies are being explored
 - Default: **180nm CIS with high-resistivity epitaxial wafers**
 - Resistivity: $\geq 1\text{k}\Omega \cdot \text{cm}$; epi thickness: $\sim 20\ \mu\text{m}$
 - Eg: Tower 180nm(ALPIDE)
 - **90nm CIS with low-resistivity epi wafers:**
 - Resistivity: $\geq 10\Omega \cdot \text{cm}$; epi thickness: $10\sim 20\ \mu\text{m}$
 - **130nm CIS with high resistivity substrates:**
 - Resistivity: $\geq 1\text{k}\Omega \cdot \text{cm}$, no epi layers






Readout architecture

- In-pixel circuits
 - Analog amplifier, comparator
 - Priority readout
 - SRAM, ROM
 - Charge injection
- Digital readout
 - End-of-column driver
 - Column level priority logic
 - Data processing module
 - Serializer
 - PLL, LVDS
- Analog configuration
 - VDACCx2, IDAC
 - Bandgap, EoC current mirror
 - I²C
- Test points



In-pixel front-end: analog




- Analog amplifier & current comparator(similar to the TJ-Monopix2 frontend)
- Simulated performance (30 $\mu\text{m}\times$ 180 μm , strip-based sensor)
 - In the timing measurement mode: Threshold=309.0 e⁻, ENC=11.4 e⁻, Mismatch=5.7 e⁻
 - Power consumption: ~800 nA/pix, ~26 mW/cm²
 - $\Delta T_{\text{OT}} / \Delta Q_{\text{inj}} = 4.8 \mu\text{s}/\text{ke}^-$



In-pixel front-end: digital


- In-pixel digital circuits
 - Priority readout based on TOKEN
 - Readout scheme similar to ATLAS FE-I3
 - Timestamp clock: 20MHz
 - 8-bit leading-/falling-edge
 - Can be optionally turned off
 - Readout clock: 10MHz

TOKENOUT



Peripheral readout

- EoC data readout circuit
 - Grouped columns with each group readout in parallel to reduce waiting time
 - Readout rate >29.6 MHz/Chip, 40-bit/Hit(55-bit/Hit after frame encoding)
 - Bandwidth: 800Mbps×2




- Data processing unit
 - Timestamp calibration
 - Column group MUX
 - Async FIFO
 - Frame builder
 - 8b10b encoder
 - Serializer

Power density estimation

- Estimated power consumption extended to the full scale chip ($\sim 2 \text{ cm} \times 2 \text{ cm}$)
 - Strip-based: 55.7 mW/cm^2
 - Pixel-based: 46.2 mW/cm^2
- Expected to reach the target of $\sim 50 \text{ mW/cm}^2$
 - With the potential to use air cooling


Items	Power consumption	Notes
Analog in pixel matrix	$\sim 26 \text{ mW/cm}^2$	Strip-based
	$\sim 15 \text{ mW/cm}^2$	Pixel-based
Timestamp clock distribution	12.2 mW/cm^2	
Dynamic power consumption of the pixel matrix	2.4 mW/cm^2	with a data rate of 8.7 MHz/cm^2
Periphery	23.5 mW	32 MHz event rate
PLL, serializer, LVDS	39 mW	x 2 data/clock output
Analog configuration	20 mW	
Total	222.6 mW	Strip-based
	184.6 mW	Pixel-based

Power consumption breakdown




Prototype chips

- Designed 4 prototype chips based on the TJ 180nm technology
 - Chip 1: ALPIDE-like small pixels, 0/1 digital readout
 - Chip 2: large pixels ($96\mu\text{m} \times 60\mu\text{m}$, Strip-based + Pixel-based) with TOA+TOT readout
 - Chip 3: large pixels ($170\mu\text{m} \times 31\mu\text{m}$, Strip-based + Pixel-based) with TOA+TOT readout
 - Chip 4: 3T analog readout (5 types of sensors)



	Chip1	Chip2		Chip3		Chip4
Pixel size ($\mu\text{m} \times \mu\text{m}$)	28.1x30.1	96.4x59.6		170.0x31.0		Mixed
Sensor	ALPIDE-like	Strip-based	Pixel-based	Strip-based	Pixel-based	Mixed
Pixel array	16x30	8x12	8x12	60x8	60x7	Mixed
Readout	Token	Token		Token		Analog readout
ToA & ToT	X	√		√		X



Total area: 5 mm × 5 mm
Submitted in 2024 Q1


Alternative designs: 90nm CIS

- Front-side illuminated (FSI) COMS process(FCIS90)
 - Low resistivity epitaxial wafer
 - 4-metal layers
- Back-side illuminated (BSI) COMS process(BCIS90)
 - Low resistivity epitaxial wafer
 - 6-metal layers

Submitted in 2024.5


FCIS prototype chips: 10.4 mm×3.0 mm

- Chip1: MAPS
- Chip2&3: 3T sensors



BCIS chips: 7.0 mm×3.0 mm


- Chip1&2: 3T sensors
- 6 test pixel for analog amplifier verification



90nm design: in-pixel circuit

- In-pixel VCO

- Benefit from the smaller process node(180nm →90nm)
- High timing resolution with a low power consumption




- VCO (500MHz) starts once the leading edge of the hit signal arrives

- TOA counting and no calibration needed

- Timing

- 8-bit Gray code for the leading edge
 - 8-bit Gray code for the falling edge
 - 6-bit for the leading edge VCO
 - 6-bit for the timestamp LSB interval


- Simulation shows an expected timing resolution of about 6ns



Alternative designs: 130nm CIS

- 130nm CIS
 - Only support high resistivity substrate(no epitaxial layers)
 - 6 metal layers and support deep p-well
- Four prototype chips in total, **to be submitted in 2024.7**
 - Chip1: Large sensor, ToA/ToT readout
 - Chip2: Small sensor, ALPIDE-like
 - Chip3: 3T sensors with analog readout
 - Chip4: Small sensor, readout based on **superpixels**


A: 30×28




B: Strip-based(170×31)



C: Pixel-based (170×31)







D: 33.2×33.2



	Chip1		Chip2	Chip3	Chip4
Pixel size ($\mu\text{m} \times \mu\text{m}$)	170 × 31		30 × 28	Mixed	33.2×33.2
Sensor	B	C	A	A+B+C (Metal、Active、Diode)	D
Pixel array	60x8	60x8	60x48	Mixed	576 × 144
Readout	Column-drain		Column-drain	Analog readout	Column-drain (super pixel based)
ToA & ToT	√		×	×	√

130nm MAPS design with superpixels



- Small pixels:
 - Advantages: low capacitance, good S/N, charge collection and timing
 - Disadvantages: too many readout channels, high power consumption
- Strip-based pixels or analog connected small pixels can reduce the number of readout channels, but still have larger capacitance
- How to make use of the advantages of small pixels but to keep the power consumption low? Superpixels!



- Each pixel has its own front-end analog
- Simply combining adjacent pixels with FastOR would lead to TOT loss
- Solution: Combining non-adjacent pixels

130nm MAPS design with superpixels

- Combining **non-adjacent** pixels to prevent ToT loss
- Superpixels with a 6×12 pixel array
 - 6 sets of identical digital readout logic(6 superpixels)
 - OR of pixels with odd and even indices separately
 - When cluster size $< 3 \times 4$, no ToT loss occurs
 - with an equivalent spatial resolution of 1×1



Summary





- MAPS-based inner tracker is a promising option for the STCF
 - Power consumption: $\leq 100mW/cm^2$
 - Low material budget per layer: $\leq 0.35\% X_0$
 - Spatial resolution: $\leq 30\mu m$
 - Time resolution: $\leq 50ns$
- Prototype chips design finished and submitted to the foundry in 2024.3
 - Based on the 180nm HR epi technology
- Also exploring alternative CIS technologies
 - 90nm CIS with LR epi
 - 130nm CIS with HR substrate

Front. Phys. 19, 14701 (2024)



Backup

Collider experiments



Increase luminosity
~50-100

China BEPCII Japan KEKB, US PEP-II
China STCF Japan SKEKB,

CERN LEP → LHC US Tevatron
CERN FCC, China CEPC

Increase energy
~10

High luminosity/precision frontier:

- Hadron structure
- Exotic matter
- Nature of strong interaction
- Search for new physics




High energy frontier:

- Origin of mass
- Nature of electroweak interaction
- Search for new physics
- Precise study of third generation quarks.

Key Questions To The Strong Interaction

The key questions to the strong interaction

- What is the origin of observable mass (mass of hadrons)?
- How are hadrons formed, and what is the hadron structure?
- What is the essence of asymptotic freedom and color confinement?



The **primary task** of particle physics: **develop** understanding of the laws of nature at a **more fundamental level**.


→ Requires a coordinated **multi-dimensional program**: precise theoretical predictions for observation, experimental measurements with **state-of-the-art sensitivities** and well-controlled systematic errors.

→ **STCF can play unique role to this primary task!**


Physics opportunities with STCF

STCF can improve the current precisions of many important measurements, and sensitivities of many new physics searches by **1-2 orders** of magnitude.

Some have exceeded theoretical expectations → **Great potential to discover new physics!**




Violation of symmetries(**CP, CPT**)



Violation of lepton flavor, baryon number, flavor-changing neutral current processes (**LFV, BNV, FCNC**)

Spectrometer Design Requirements and Challenges

Wide energy region $E_{cm} : 2-7 \text{ GeV}$



Super high luminosity $5 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$



- High events $\sim 400 \text{ kHz}$
- High counting rate $\sim 1 \text{ MHz/cm}^2$
- High data flow $\sim 300 \text{ GB/s}$
- High radiation and bkg $\sim 4 \text{ kGy/y}, \sim 2 \times 10^{11} \text{ n}_{eq}/\text{cm}^2/\text{y}$

Benchmark physics requirements

Process	Physics interest	Optimized subdetector	Requirements
$\tau \rightarrow K_s \pi \nu_\tau$	CPV in the τ sector,		Acceptance: 93% of 4π ; Trk. Effi.:
$J/\psi \rightarrow \Lambda \bar{\Lambda}$	CPV in the hyperon sector,	ITK+MDC	$> 99\%$ at $p_T > 0.3 \text{ GeV}/c$; $> 90\%$ at $p_T = 0.1 \text{ GeV}/c$,
$D_{(s)}$ tag	Charm physics		$\sigma_p/p = 0.5\%$, $\sigma_{\gamma\phi} = 130 \mu\text{m}$ at $1 \text{ GeV}/c$
$e^+e^- \rightarrow KK + X$,	Fragmentation function,	PID	π/K and K/π misidentification rate $< 2\%$,
$D_{(s)}$ decays	CKM matrix, LQCD, etc.		PID efficiency of hadrons $> 97\%$ at $p < 2 \text{ GeV}/c$
$\tau \rightarrow \mu\mu\mu$, $\tau \rightarrow \gamma\mu$,	cLFV decay of τ ,	PID+MUD	μ/π suppression power over 30 at $p < 2 \text{ GeV}/c$,
$D_s \rightarrow \mu\nu$	CKM matrix, LQCD, etc.		μ efficiency over 95% at $p = 1 \text{ GeV}/c$
$\tau \rightarrow \gamma\mu$,	cLFV decay of τ ,	EMC	$\sigma_E/E \approx 2.5\%$ at $E = 1 \text{ GeV}$,
$\psi(3686) \rightarrow \gamma\eta(2S)$	Charmonium transition		$\sigma_{pos} \approx 5 \text{ mm}$ at $E = 1 \text{ GeV}$
$e^+e^- \rightarrow n\bar{n}$,	Nucleon structure	EMC+MUD	$\sigma_T = \frac{300}{\sqrt{p^3(\text{GeV}^3)}} \text{ ps}$
$D_0 \rightarrow K_L \pi^+ \pi^-$	Unity of CKM triangle		

FRONTIERS OF PHYSICS


REPORT
Volume 19 / Issue 1 / 14701 / 2024

STCF conceptual design report (Volume 1):
Physics & detector

[Front. Phys. 19, 14701 \(2024\)](https://doi.org/10.1051/epjconf/202419114701)

Radiation level

- Simulated radiation level





Detector	Highest TID value per pixel (Gy/y)	Highest NIEL damage per pixel (1 MeV neutron/cm ² /y)	Highest count rate per channel (Hz/channel)
Silicon-inner-1	3490	1.75×10^{11}	2.61×10^2
Silicon-inner-2	320	3.72×10^{10}	2.74×10^1
Silicon-inner-3	150	2.68×10^{10}	8.51×10^0

NIEL: $\sim 10^{11}$ n_{eq}/cm²/y
 TID: ~ 0.35 MRad/year

FCIS90: In-pixel circuit



- Layout of one pixel
 - 180 μm \times 30 μm
 - Analog and digital part separately placed on two sides of the sensor



FCIS90: In-pixel circuit

- In-pixel VCO

- High timing resolution with low power consumption




- VCO starts once the leading edge of the hit signal arrives

- TOA counting and
- No calibration needed

- Timing


- 8-bit Gray code for the leading edge
- 8-bit Gray code for the falling edge
- 6-bit for the leading edge VCO
- 6-bit for the timestamp LSB interval

- Simulation shows an expected timing resolution of about 6ns




FCIS90: Periphery


- Provide timestamp and control for the pixel matrix
- Read out hit position and timing of the pixel matrix
 - 32-bit global timestamp
 - Readout rate: 500 Mbps $\times 2$




GSMC MAPS design—Chip4




Cluster size distribution:
✓ Mean cluster size=2.3
(Threshold=150 e⁻)



The probability of no ToT loss at different positions
✓ No ToT loss >99%



Hit loss simulation
✓ Readout efficiency >99%
(hit rate < 8.5 MHz/cm²)



Matrix digital power consumption
✓ Column-drain
✓ Based on super pixel

timestamp distribution
power ~11.0 mW/cm².





GSMC MAPS design—Chip4 frontend

Frontend circuit


- Analog amplifier & current comparator
- Similar to the Monopix2 frontend

Simulation results

- Threshold $\sim 153 e^-$
- ENC $\sim 5.1 e^-$
- MISMATCH $\sim 5.8 e^-$
- Analog power consumption $\sim 120 \text{ nA/pix}$
- Timing response $< 81 \text{ ns}$ ($Q_{inj} = 400 e^-$)
- $\Delta T_{oT} / \Delta Q_{in} = 189 \text{ ns} / 100 e^-$



Time walk curve



ToT-Qinj curve

GSMC MAPS design—Chip4 digital readout

- Multiple pixels share readout logic → adequate circuit area

- Start-stop VCO in super pixels

- Record fine ToA @500 MHz
- Almost no static power consumption
- 5-bit fine ToA, 8-bit coarse ToA, 8-bit ToT

