R&D of a MAPS based Inner Tracker for the STCF

Lailin Xu University of Sci. & Tech. of China On behalf of the STCF MAPS working group

1st DRD3 week on Solid State Detectors R&D Jun 17-21, 2024

Super Tau Charm Facility (STCF)



- Energy range: E_{cm}=2-7GeV
- Peak luminosity > 0.5×10^{35} cm⁻² s⁻¹ at 4 GeV
- Potential for an upgrade to increase lumi. and realize polarized beam
 - 1 ab⁻¹ data expected per year
 - Generate an unprecedentedly large number of τ leptons, particles made of c quarks
 - Important playground for study of QCD, exotic hadrons, flavor and search for new physics

Conceptual design





FRONTIERS OF PHYSICS

STCF conceptual design report (Volume 1): Physics & detector

Front. Phys. 19, 14701 (2024)

Solid angle coverage: $93\% \cdot 4\pi$ (polar angle: $20^{\circ} \sim 160^{\circ}$)

Inner tracker(ITK)

- <0.35%X₀/layer
- σ_{xy}<100μm

Main drift chamber(MDC)

- σ_{xy} < 130μm
- σ_p/p~ 0.5% @ 1GeV
- dE/dx ~ 6%

Particle identification(PID)

π/K (K/p) 3~4σ sepa. up to
 2 GeV/c

Electromagnetic calorimeter(EMC)

- E range : 0.025~3.5 GeV
- σ_E @ 1GeV
 - Barrel 2.5%; Endcap 4.0%
- Pos. res. : 5 mm

Muon detector(MUD)

- $0.4 \sim 2.0 \text{ GeV}$
- π suppression > 30

6/17/24

Lailin Xu

REPORT Volume 19 / Issue 1 / 14701 / 2024

Conceptual design of the MAPS tracker

- Physics requirements of the Inner Tracker:
 - Tracking efficiency: >99% @ $p_T > 0.3 \ GeV$; >90% @ $p_T > 0.1 \ GeV$
- A preliminary design of the MAPS based Inner Tracker (ITKM)
 - Three layers of silicon pixel detectors, with radii of 36mm, 98mm, 160mm (beam pipe: 30mm)
 - Acceptance: polar angle of 20°~160°
- Total area: 1.3m²



Layer	Radius (mm)	Length (cm)	Area (cm ²)
1	36	19.8	447.5
2	98	53.9	3315.9
3	160	87.9	8838.6

Geometry/layout still being optimized Might extend to 4 or more layers

Design targets

- Requirements on the STCF MAPS
 - Power consumption: $\leq 100 mW/cm^2$
 - Material budget per layer: $\leq 0.35\% X_0$
 - Spatial resolution: $\leq 30 \mu m$
 - Time resolution: ≤ 50 ns (to deal with the pileup issue at high luminosity)
 - Time-over-threshold (TOT) measurement:
 - Time-walk correction
 - Correction of multi-coulomb scattering in track finding

Probability of pileup(with an event rate of 400 kHz @ J/ψ , bunch crossing of 4ns):

- 4% within 100ns
- 8% within 200ns



Sensor design

- Pixel size considerations
 - Higher priority on the power consumption than the spatial resolution \rightarrow larger pixel size to reduce the power consumption density
 - Three different designs
 - Pixel-based: analog connected small pixels $(1 \times 6 \rightarrow 1, 2 \times 3 \rightarrow 1)$ using metal lines
 - Strip-based: extended diode size in one direction
 - Superpixel based: digital connected small pixels



TCAD simulation

- Strip Sensor
 - Rectangular: 30μ m × 180 μ m
 - Diode : $2\mu m \times 150\mu m$
- Sensor capacitance
 - Single pixel: 2 fF
 - Pixel-based pixel: 12 fF
 - Also need to consider the capacitance of metal lines
 - Strip-based pixel: 30 fF
 - Much larger than 2 fF ×6







Uniformer depletion zone along the strip \rightarrow beneficial for charge collection and timing

Design technologies

- Three different CIS technologies are being explored
 - Default: 180nm CIS with high-resistivity epitaxial wafers
 - Resistivity: $\gtrsim 1 k\Omega \cdot cm$; epi thickness: ~20 μm
 - Eg: Tower 180nm(ALPIDE)
 - 90nm CIS with low-resistivity epi wafers:
 - Resistivity: $\geq 10\Omega \cdot cm$; epi thickness: 10~20 μm
 - 130nm CIS with high resistivity substrates:
 - Resistivity: $\gtrsim 1 k\Omega \cdot cm$, no epi layers



Readout architecture

- In-pixel circuits
 - Analog amplifier, comparator
 - Priority readout
 - SRAM, ROM
 - Charge injection
- Digital readout
 - End-of-column driver
 - Column level priority logic
 - Data processing module
 - Serializer
 - PLL, LVDS
- Analog configuration
 - VDAC×2, IDAC
 - Bandgap, EoC current mirror
 - I²C
- Test points



In-pixel front-end: analog

- Analog amplifier & current comparator(similar to the TJ-Monopix2 frontend)
- Simulated performance ($30\mu m \times 180\mu m$, strip-based sensor)
 - In the timing measurement mode: Threshold=309.0 e⁻, ENC=11.4 e-, Mismatch=5.7 e⁻
 - Power consumption: ~800 nA/pix, ~26 mW/cm²
 - $\Delta ToT / \Delta Q_{inj} = 4.8 \ \mu s/ke^{-1}$



Amplifier

AVDD

Comparator_{DVDD}

In-pixel front-end: digital

TOKENOUT

0

- In-pixel digital circuits
 - Priority readout based on TOKEN
 - Readout scheme similar to ATLAS FE-I3
 - Timestamp clock: 20MHz
 - 8-bit leading-/falling-edge
 - Can be optionally turned off
 - Readout clock: 10MHz



Peripheral readout

- EoC data readout circuit
 - Grouped columns with each group readout in parallel to reduce waiting time
 - Readout rate >29.6 MHz/Chip, 40-bit/Hit(55-bit/Hit after frame encoding)
 - Bandwidth: 800Mbps×2



- Data processing unit
 - Timestamp calibration
 - Column group MUX
 - Async FIFO
 - Frame builder
 - 8b10b encoder
 - Serializer

Power density estimation

- Estimated power consumption extended to the full scale chip (~2 cm × 2 cm)
 - Strip-based: 55.7 mW/cm²
 - Pixel-based: 46.2 mW/cm²
- Expected to reach the target of ~50 mW/cm²
 - With the potential to use air cooling

Items	Power consumption	Notes
Analog in nivel metrix	~26 mW/cm ²	Strip-based
Analog in pixel matrix	~15 mW/cm ²	Pixel-based
Timestamp clock distribution	12.2 mW/cm ²	
Dynamic power	$2.4 \text{ m}/\text{M/om}^2$	with a data rate of 8.7
consumption of the pixel matrix		MHz/cm ²
Periphery	23.5 mW	32MHz event rate
PLL, serializer, LVDS	39 mW	x 2 data/clock output
Analog configuration	20 mW	
Total	222.6 mW	Strip-based
	184.6 mW	Pixel-based







Prototype chips

- Designed 4 prototype chips based on the TJ 180nm technology
 - Chip 1: ALPIDE-like small pixels, 0/1 digital readout
 - Chip 2: large pixels ($96\mu m \times 60\mu m$, Strip-based + Pixel-based) with TOA+TOT readout
 - Chip 3: large pixels $(170 \mu m \times 31 \mu m)$, Strip-based + Pixel-based) with TOA+TOT readout
 - Chip 4: 3T analog readout (5 types of sensors)



	Chip1	Chip2		Chip3		Chip4
Pixel size (µm×µm)	28.1x30.1	96.4	x59.6	170.0	x31.0	Mixed
Sensor	ALPIDE-like	Strip-based	Pixel-based	Strip-based	Pixel-based	Mixed
Pixel array	16x30	8x12	8x12	60x8	60x7	Mixed
Readout	Token	Token		Token		Analog readout
ToA & ToT	Х				\checkmark	



Total area: 5 mm×5 mm Submitted in 2024 Q1

Alternative designs: 90nm CIS

- Front-side illuminated (FSI) COMS process(FCIS90)
 - Low resistivity epitaxial wafer
 - 4-metal layers
- Back-side illuminated (BSI) COMS process(BCIS90)
 - Low resistivity epitaxial wafer
 - 6-metal layers

Submitted in 2024.5

FCIS protype chips: 10.4 mm×3.0 mm

- Chip1: MAPS
- Chip2&3: 3T sensors

Chip1 Chip2 Chip3

BCIS chips: 7.0 mm×3.0 mm

- Chip1&2: 3T sensors
- 6 test pixel for analog amplifier verification



90nm design: in-pixel circuit

HVRESET

SENSOR

ToT Correct DAC

In-pixel VCO

- Benefit from the smaller process node(180nm \rightarrow 90nm)
- High timing resolution with a low power consumption

- VCO (500MHz) starts once the leading edge of the hit signal arrives
 - TOA counting and no calibration needed
- Timing
 - 8-bit Gray code for the leading edge
 - 8-bit Gray code for the falling edge
 - 6-bit for the leading edge VCO
 - 6-bit for the timestamp LSB interval
- Simulation shows an expected timing resolution of about 6ns



DQ 12-bit Shift Token & Read Logic

VCO Control Logic

VCO Counte

Alternative designs: 130nm CIS

- 130nm CIS
 - Only support high resistivity substrate(no epitaxial layers)
 - 6 metal layers and support deep p-well
- Four prototype chips in total, to be submitted in 2024.7
 - Chip1: Large sensor, ToA/ToT readout
 - Chip2: Small sensor, ALPIDE-like
 - Chip3: 3T sensors with analog readout
 - Chip4: Small sensor, readout based on superpixels

	Chip1		Chip2	Chip3	Chip4
Pixel size (µm×µm)	170 × 31		30 × 28	Mixed	33.2×33.2
Sensor	В	С	А	A+B+C (Metal、Active、Diode)	D
Pixel array	60x8	60x8	60x48	Mixed	576×144
Readout	Column-drain		Column-drain	Analog readout	Column-drain (super pixel based)
ToA & ToT	\checkmark		×	×	



130nm MAPS design with superpixels

- Small pixels:
 - Advantages: low capacitance, good S/N, charge collection and timing
 - Disadvantages: too many readout channels, high power consumption
- Strip-based pixels or analog connected small pixels can reduce the number of readout channels, but still have larger capacitance
- How to make use of the advantages of small pixels but to keep the power consumption low? Superpixels!





- Each pixel has its own front-end analog
- Simply combining adjacent pixels with FastOR would lead to TOT loss
- Solution: Combining non-adjacent pixels

130nm MAPS design with superpixels

- Combining non-adjacent pixels to prevent ToT loss
- Superpixels with a 6×12 pixel array
 - 6 sets of identical digital readout logic(6 superpixels)
 - OR of pixels with odd and even indices separately
 - When cluster size $< 3 \times 4$, no ToT loss occurs
 - with an equivalent spatial resolution of 1×1





Summary

- MAPS-based inner tracker is a promising option for the STCF
 - Power consumption: $\leq 100 mW/cm^2$
 - Low material budget per layer: $\leq 0.35\% X_0$
 - Spatial resolution: $\leq 30 \mu m$
 - Time resolution: ≤ 50 ns



- Prototype chips design finished and submitted to the foundry in 2024.3
 - Based on the 180nm HR epi technology
- Also exploring alternative CIS technologies
 - 90nm CIS with LR epi
 - 130nm CIS with HR substrate

Backup

Collider experiments



Key Questions To The Strong Interaction

The key questions to the strong interaction

- What is the origin of observable mass (mass of hadrons)?
- How are hadrons formed, and what is the hadron structure?
- What is the essence of asymptotic freedom and color confinement?



The primary task of particle physics:develop understanding of the laws of nature at a more fundamental level.

→ Requires a coordinated multi-dimensional program: precise theoretical predictions for observation, experimental measurements with state-of-the-art sensitivities and well-controlled systematic errors.
 → STCF can play unique role to this primary task!

Physics opportunities with STCF

STCF can improve the current precisions of many important measurements, and sensitivities of many new physics searches by 1-2 orders of magnitude.
Some have exceeded theoretical expectations→ Great potential to discover new physics!



Violation of symmetries(CP, CPT)

Violation of lepton flavor, baryon number, flavor-changing neutral current processes (LFV, BNV, FCNC)

Spectrometer Design Requirements and Challenges

Wide energy region E_{cm} : 2-7 GeV



Super high luminosity 5 × 10³⁴ cm⁻²s⁻¹

High events ~400 kHz High counting rate ~1 MHz/cm² High data flow ~300 GB/s High radiation and bkg ~4 kGy/y,~2 × 10¹¹n_{eq}/cm²/y

Benchmark physics requirements

Process	Physics interest	Optimized subdetector	Requirements	
$ au o K_s \pi u_{ au},$	CPV in the τ sector,		Acceptance: 93% of 4π ; Trk. Effi.:	
$J/\psi ightarrow \Lambda ar{\Lambda},$	CPV in the hyperon sector,	ITK+MDC	$>99\%$ at $p_T>0.3~{ m GeV}/c;>90\%$ at $p_T=0.1~{ m GeV}/c,$	FRONTIERS OF PHYSICS
$D_{(s)}$ tag	Charm physics		$\sigma_p/p=0.5\%,\sigma_{\gamma\phi}=130$ µm at 1 GeV/ c	
$e^+e^- \rightarrow KK + X,$	Fragmentation function,	DID	π/K and K/π misidentification rate < 2%,	STCE concentual design report (Valume 1).
$D_{(s)}$ decays	CKM matrix, LQCD, etc.	FID	PID efficiency of hadrons $>97\%$ at $p<2~{\rm GeV}/c$	
$\tau ightarrow \mu \mu \mu, \ \tau ightarrow \gamma \mu,$	cLFV decay of τ ,	PID+MIID	μ/π suppression power over 30 at $p < 2 \text{ GeV}/c$,	Physics & detector
$D_s o \mu u$	CKM matrix, LQCD, etc.	TIDTMOD	μ efficiency over 95% at $p=1~{\rm GeV}/c$	
$\tau \to \gamma \mu,$	cLFV decay of τ ,	EMC	$\sigma_E/E \approx 2.5\%$ at $E = 1$ GeV,	Front. Phys. 19, 14701 (2024)
$\psi(3686) \rightarrow \gamma \eta(2S)$	Charmonium transition	EMC	$\sigma_{ m pos} pprox 5 \ { m mm} \ { m at} \ E = 1 \ { m GeV}$	
$e^+e^- ightarrow nar{n}$,	Nucleon structure	FMC+MUD	$\sigma_T = -\frac{300}{2}$ ps	
$D_0 o K_L \pi^+ \pi^-$	Unity of CKM triangle	EMCTMOD	$\sqrt{p^3(\text{GeV}^3)^4}$	

6/17/24

Radiation level

Simulated radiation level



Detector	Highest TID value per pixel (Gy/y)	Highest NIEL damage per pixel (1 MeV neutron/cm ² /y)	Highest count rate per channel (Hz/channel)
Silicon-inner-1	3490	1.75×10^{11}	2.61×10^2
Silicon-inner-2	320	3.72×10^{10}	2.74×10^{1}
Silicon-inner-3	150	2.68×10^{10}	8.51×10^{0}
		10	

NIEL: ~ $10^{11} n_{eq}/cm^2/y$ TID: ~0.35MRad/year

FCIS90: In-pixel circuit

- Layout of one pixel
 - 180 μm × 30 μm
 - Analog and digital part separately placed on two sides of the sensor



	VCO		VCO counter VCO control Token readout Data 1			t Data bus buffer
sensor + AC-couple cap						
Shift register ToT calibration DAC		ToT calibration DAC	Analog amplifier	Adjustable discrimin	ator	SRAM & SRAM bus buffer

FCIS90: In-pixel circuit

- In-pixel VCO
 - High timing resolution with low power consumption





- VCO starts once the leading edge of the hit signal arrives
 - TOA counting and
 - No calibration needed
- Timing
 - 8-bit Gray code for the leading edge
 - 8-bit Gray code for the falling edge
 - 6-bit for the leading edge VCO
 - 6-bit for the timestamp LSB interval
- Simulation shows an expected timing resolution of about 6ns



FCIS90: Periphery

- Provide timestamp and control for the pixel matrix
- Read out hit position and timing of the pixel matrix
 - 32-bit global timestamp
 - Readout rate: 500 Mbps×2



GSMC MAPS design—Chip4



GSMC MAPS design—Chip4 frontend

- Frontend circuit
 - Analog amplifier & current comparator
 - Similar to the Monopix2 frontend
- Simulation results
 - Threshold~153 e⁻
 - ENC~5.1 e⁻
 - MISMATCH~5.8 e⁻
 - Analog power consumption~120 nA/pix
 - Timing response<81 ns(Qinj=400 e⁻)
 - $\Delta ToT/\Delta Qin=189 \text{ ns} /100 \text{ e}^{-1}$





GSMC MAPS design—Chip4 digital readout

- Multiple pixels share readout logic \rightarrow adequate circuit area
 - Start-stop VCO in super pixels
 - Record fine ToA @500 MHz
 - Almost no static power consumption
 - 5-bit fine ToA, 8-bit coarse ToA, 8-bit ToT



