



Progress on ICECAL prototypes and chip tests

Upgrade of the front end electronics of the LHCb calorimeter

D. Gascón, E. Picatoste, A. Sanuy

Universitat de Barcelona Institut de Ciències del Cosmos ICC-UB

Calorimeter upgrade meeting - CERN - July 22nd 2011

Outline



- 1. First prototype
 - i. Key tests
 - ii. Test set-up
 - iii. Offset
 - iv. Noise
 - v. Input impedance
 - vi. Linearity
 - vii. Flatness: clock jitter vs input signal
 - viii. Characterization of preamp
- 2. Second prototype
 - i. What is new
 - ii. Flatness: clock jitter vs input signal
- 3. Summary



• ECAL analogue FE IC: channel architecture





First prototype







- The purpose of this prototype is to test key points of a novel circuit idea:
 - Input impedance control by current feedback
 - Low noise performance
 - Dynamic range:
 - Linearity
- Also, to test critical aspects of a switched solution:
 - Offset between subchannels
 - Noise
 - "Flatness" of the integrator output
 - Effect of the clock jitter versus signal

Test set-up





Test set-up: linearity





• Attenuator:

- Better linearity than AWG (<1%)
- No need for timing corrections

• WaveCatcher:

 Better linearity than oscilloscope

 Automatized system

Test set-up





First Prototype: Offset





- With AC coupling between ICECAL and ADC what really matters is the difference between the offset of the 2 subchannels
- Well below the 5 % of the full scale range (2 V)



Entries

Noise: simulation





LHCb Upgrade

Noise





- The noise:
 - Generate a histogram of the voltage value by the end of the cycle (from 100 waveforms).
 - Gaussian fit => standard deviation
- Correlated Double Sampling (CDS) ↔ dynamic pedestal subtraction:
 - LF pick-up noise at measurements (chip connection/socket)
 - without CDS: 1.8 ADC counts
 - with CDS: 1.2 ADC counts (≈1 ADC count from simulations)



Input impedance





Input impedance





Input impedance





15

Linearity



- Relative linearity error < 1%
 - for the full range (2V)
- Error is large for very low amplitude values
 - Attenuator and
 WaveCatcher offer
 better linearity but the
 differential probe may
 need calibration

Plateau at the integrator output



- Due to clock jitter, the signal at the output must be stable (<1%) for 4 ns.
- Input signal AWG generated similar to clipped.
- Method:
 - Delay clock signal in 1ns increments
 - Use LEMO cable



- The output variation is smaller than
 1% for about 3 ns delay variation
 - Consistent for different signal amplitudes
- Can be improved using a resistor in parallel to the integrator capacitor (ICECAL2)



Residual Amplification (switch ON resistance)





- The residual amplification in reset is 2% of the main signal
- Effect of the tail of the signal:
 - Caused by the signal tail; due to not perfect clipping
 - Measured 12% of the main signal

- Measure at 2 points after cycle with main signal:
 - Just after reset period (beginning of integration period)
 - End of integration period (effects of the tail of the signal)
 - Clipping is not perfect
 - => small signal tail





ECAL analogue FE IC: channel architecture









22nd July 2011

LHCb Upgrade

Second Prototype





Summary



- Measurements of the first prototype of the input stage (preamp+integrator) are about finished
 - Principle is ok
 - Good results with 12 chips statistics
 - Need to study the effect of bias (op. paint) variation
- A second prototype was submitted in June
 - It includes: preamp + integrator + track-and-hold
 - Added a feedback resistor to improve the integrator output stability
- We are preparing a new set-up: AUTOMATIZED IN CAT
 - Analog mezzanine including ICECAL+ADC
 - Calibrated and programmable attenuators
 - 12 bit 500 MHz (3 GS/s) DAQ: WaveCatcher





Test set-up



Waveform Generator signal vs. Measured clipped signal (Anatoli)

Fast pulse (no tail) to measure reflections

