

Overview of 3D Integrated Photon-to-Digital Converters for Particle Physics and Medical Imaging.

**Gabriel Lessard¹, F. Vachon¹, T. Rossignol¹, N. Roy¹, K. Deslandes¹, C. Pépin¹,
O. Lepage¹, R. A. Giampaolo¹, S. Prentice¹, G. Théberge Dupuis¹, R. Scarpellini¹,
P. A. Hausladen², F. Retière³, S. A. Charlebois¹, J-F Pratte¹**

PD24

November 19th – 22nd, 2024

Vancouver, Canada

1. Université de Sherbrooke,
Institut Interdisciplinaire d'Innovation Technologique (3iT)
2. Oak Ridge National Laboratory, Oak Ridge, Tennessee, USA
3. TRIUMF, Science Technology Department


Outline

- Advantages of going digital and vertical integration
- Designing PDCs for different applications
- What technologies are available/being developed?
- Our 3D bonding process
- Results

Analog vs Digital SiPMs and Vertical Integration

UDS


Analog SiPMs




Analog vs Digital SiPMs and Vertical Integration

UDS

Analog SiPMs




Digital SiPMs / PDCs





Analog vs Digital SiPMs and Vertical Integration

Analog SiPMs





Digital SiPMs / PDCs



or



■ = SPAD layer
■ = CMOS electronics layer



Benefits of Digital SiPM?


- Ultimate Single Photon Counting Resolution
 - Time of arrival/flight applications
 - Pulse-shape discrimination

Benefits of Digital SiPM?

- Ultimate Single Photon Counting Resolution
 - Time of arrival/flight applications
 - Pulse-shape discrimination
- Individual optimisation per SPAD
 - Lower overall DCR by disabling « screamers » [1]
 - Mitigation of afterpulsing with hold-off/recharge times
 - Better SNR, dead-time, ...


Benefits of Digital SiPM?

- Ultimate Single Photon Counting Resolution
 - Time of arrival/flight applications
 - Pulse-shape discrimination
- Individual optimisation per SPAD
 - Lower overall DCR by disabling « screamers » [1]
 - Mitigation of afterpulsing with hold-off/recharge times
 - Better SNR, dead-time, ...



Benefits of Digital SiPM?

- Ultimate Single Photon Counting Resolution
 - Time of arrival/flight applications
 - Pulse-shape discrimination
- Individual optimisation per SPAD
 - Lower overall DCR by disabling « screamers » [1]
 - Mitigation of afterpulsing with hold-off/recharge times
 - Better SNR, dead-time, ...
- Decrease power consumption
 - Proportional to event rate



Two main tracks for applications

Two main tracks for applications

Low-power applications

- Cryogenic applications
- Large area (many m²)
 - nEXO, DUNE, ARGO
- Photon-starved environments

180 nm CMOS

Two main tracks for applications

Low-power applications

- Cryogenic applications
- Large area (many m²)
 - nEXO, DUNE, ARGO
- Photon-starved environments

180 nm CMOS



Precise timing (<10 ps) applications

- ToF Medical Imaging (PET & CT)
- High event count, higher datarate
- Quantum Key Distribution and Wafefront Sensing
- Radiation hardness requirements

65 nm CMOS



CMOS Readout Implementation (TSMC 180 nm)

UDS



[2]



CMOS Readout Implementation (TSMC 180 nm)



[2]


CMOS Readout Implementation (TSMC 180 nm)

UDS




Future Implementation for Precise Timing Applications (TSMC 65 nm)

UDS




The future $5 \times 5 \text{ mm}^2$ 65 nm PDC will feature:

- Same SPAD layer as 180 nm (4096 SPADs)
- Expected sub-10 ps QC timing jitter;
- Configurable holdoff and recharge duration;
- 1 Time-to-Digital Converter (TDC) / 4 pixels
- Configurable post-processing modes



1 Macro-pixel
(16 pixels, 4 TDCs)

[3] Development of a Configurable Photon-to-Digital Converter in 65 nm,
Raffaele Aaron Giampaolo, NSS-MIC-RTSD 2024



Available Technologies and Recent Trends

3D Integration for Image Sensors


UDS

[4] Rethinking boundaries: 3D integration and advanced packaging as performance drivers, Perceval Coudrain (CEA), ISSW2024, R01.3

Gabriel.Lessard@USherbrooke.ca

3D Integration for Image Sensors

Die-to-Die




Known-good die
Heterogeneous
but...
Low throughput
Lower accuracy
High cost


[4] Rethinking boundaries: 3D integration and advanced packaging as performance drivers, Perceval Coudrain (CEA), ISSW2024, R01.3

3D Integration for Image Sensors

Die-to-Die



Die-to-Wafer




Known-good die
Heterogeneous
but...
Low throughput
Lower accuracy
High cost


Known-good die
Heterogeneous
but...
Low throughput
Need a breakthrough for
accuracy for pitch required

3D Integration for Image Sensors


Die-to-Die



Die-to-Wafer



Wafer-to-Wafer



Known-good die
Heterogeneous
but...
Low throughput
Lower accuracy
High cost


Known-good die
Heterogenous
but...
Low throughput
Need a breakthrough for
accuracy for pitch required

High throughput
High accuracy (fine pitch)
but...
No Known good die
matching
Design limitations
(homogeneity)


3D Integration for Image Sensors

UDS


Die-to-Die



Die-to-Wafer



Wafer-to-Wafer




Known-good die
Heterogeneous
but...
Low throughput
Lower accuracy
High cost

Known-good die
Heterogenous
but...
Low throughput
Need a breakthrough for
accuracy for pitch required

High throughput
High accuracy (fine pitch)
but...
No Known good die
matching
Design limitations
(homogeneity)

[4] Rethinking boundaries: 3D integration and advanced packaging as performance drivers, Perceval Coudrain (CEA), ISSW2024, R01.3



PROS


- λ range: red-NIR (LiDAR, camera)
- high fill factor (FF)
- easy access to backside surface

CONS

- photoelectron drift (limited timing)
- cross-talk

3D SPAD Array: Backside Illumination (BSI) vs Frontside Illumination (FSI)

UDS



PROS




- λ range: red-NIR (LiDAR, camera)
- high fill factor (FF)
- easy access to backside surface
- λ range: blue-UV (our interest)
- planar SPAD for timing resolution

CONS

- photoelectron drift (limited timing)
- cross-talk
- through silicon vias (lower FF, parasitics)

3D SPAD Array: Backside Illumination (BSI) vs Frontside Illumination (FSI)

UDS



PROS

- λ range: red-NIR (LiDAR, camera)
- high fill factor (FF)
- easy access to backside surface

- λ range: blue-UV (our interest)
- planar SPAD for timing resolution


- λ range: UV-VIS-NIR
- timing resolution
 - less photoelectron drift
- high FF: no TSV

CONS

- photoelectron drift (limited timing)
- cross-talk

- through silicon vias (lower FF, parasitics)


Industry trends: Camera and LIDAR



[5]


A Back Illuminated 10 μm SPAD Pixel Array Comprising Full Trench Isolation and Cu-Cu Bonding with Over 14% PDE at 940nm
K. Ito et. al. (**Sony**), 2020.

Fig. 3 Pixel cross-section view




[9]

A Near-Infrared Enhanced Silicon Single-Photon Avalanche Diode With a Spherically Uniform Electric Field Peak
E. Van Sieleghem, et. al. (**IMEC, OmniVision**), 2021.




[10] Silicon hybrid SPAD with high-NIR-sensitivity for TOF applications
T. Baba, et. al. (**Hamamatsu Photonics K.K.**), 2017.



[6]

High-Performance Back-Illuminated Three-Dimensional Stacked Single-Photon Avalanche Diode Implemented in 45-nm CMOS Technology
M.-J. Lee, et. al. (**EPFL, TU Delft, TSMC**), 2018.


Fig. 3. Cross section of the proposed back-illuminated 3D-integrated SPAD.



[7]

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge
S Lindner, et. al. (**EPFL, STMicro**), 2017.

Fig. 1. p-well深深n-well SPAD [6] in 65/40 nm 3D IC CMOS technology.



[8]

Backside Illuminated SPAD Image Sensor with 7.83 μm Pitch in 3D-Stacked CMOS Technology
T. Al Abbas, et. al. (**Uni. Edinburg, STMicro**), 2016.

Fig. 4. Array layout cross section.




Figure 2: Schematic cross-section view of the 3D-stacked SPAD device and CMOS front-end.

[11] A Reconfigurable QVGA/Q3VGA Direct Time-of-Flight 3D Imaging System with On-chip Depth-map Computation in 45/40nm 3D-stacked BSI SPAD CMOS
D. Stoppa, et. al. (**ams OSRAM**), 2021.





Fig. 2. Cross-sectional views of conventional BSI SPAD (left) and BSI charge focusing SPAD (right) with light trapping technique.

[12] 3.2 Megapixel 3D-Stacked Charge Focusing SPAD for Low-Light Imaging and Depth Sensing
K. Morimoto, et. al. (**Canon Inc**), 2021.



[13] Back-Illuminated SPADs in Stacked 40nm CIS Technology
M.-J. Lee, et. al. (**KIST, Uni. Yonsei, SK hynix**), 2022.

And more...

3D-stacked frontside-illuminated (FSI) multi-channel digital silicon photomultipliers (MD-SiPM) at EPFL

- Top- and bottom-tier in 0.18 μm CMOS technology
- 3D integration: Through-silicon vias (TSVs) and bump-bonds




Fig. 1. Top: the top tier houses square SPADs with rounded corners and is 3D-stacked to the bottom-tier chip (*left*). The bonding with the bottom-tier chip is ensured through TSVs and micro-bump connections (*right*). Bottom: Optical microscope image of the final implementation (*left*); SEM image of the cross section (*right*).

[14] Gramuglia, Francesco, et al. "CMOS 3D-Stacked FSI Multi-Channel Digital SiPM for Time-of-Flight Vision Applications." 2021 International Image Sensor Workshop (IISW). No. CONF. International Image Sensors Society, 2021.

3D-stacked frontside-illuminated (FSI) multi-channel digital silicon photomultipliers (MD-SiPM) at EPFL

- Top- and bottom-tier in 0.18 μm CMOS technology
- 3D integration: Through-silicon vias (TSVs) and bump-bonds
- Top-tier: FSI SPADs
 - 50 μm pitch, 67% fill factor
 - 2x arrays 64x64 SPADs (8x8 cluster of 64 pixels)
 - V_{br}: 22 V
 - peak PDP: 55% at 500 nm at V_{ov} = 6 V




Fig. 1. Top: the top tier houses square SPADs with rounded corners and is 3D-stacked to the bottom-tier chip (*left*). The bonding with the bottom-tier chip is ensured through TSVs and micro-bump connections (*right*). Bottom: Optical microscope image of the final implementation (*left*); SEM image of the cross section (*right*).

[14] Gramuglia, Francesco, et al. "CMOS 3D-Stacked FSI Multi-Channel Digital SiPM for Time-of-Flight Vision Applications." 2021 International Image Sensor Workshop (IISW). No. CONF. International Image Sensors Society, 2021.

3D-stacked frontside-illuminated (FSI) multi-channel digital silicon photomultipliers (MD-SiPM) at EPFL

- Top- and bottom-tier in 0.18 μm CMOS technology
- 3D integration: Through-silicon vias (TSVs) and bump-bonds
- Top-tier: FSI SPADs
 - 50 μm pitch, 67% fill factor
 - 2x arrays 64x64 SPADs (8x8 cluster of 64 pixels)
 - V_{br}: 22 V
 - peak PDP: 55% at 500 nm at V_{ov} = 6 V
- Bottom-tier: readout electronics
 - SPAD address tree
 - photon counters
 - time-to-digital converters + calibration
 - data distribution
 - readout scheduler






Fig. 1. Top: the top tier houses square SPADs with rounded corners and is 3D-stacked to the bottom-tier chip (*left*). The bonding with the bottom-tier chip is ensured through TSVs and micro-bump connections (*right*). Bottom: Optical microscope image of the final implementation (*left*); SEM image of the cross section (*right*).

[14] Gramuglia, Francesco, et al. "CMOS 3D-Stacked FSI Multi-Channel Digital SiPM for Time-of-Flight Vision Applications." 2021 International Image Sensor Workshop (IISW). No. CONF. International Image Sensors Society, 2021.

Other Approaches – SiPM Segmentation



Conventional SiPMs




Single SiPM

Other Approaches – SiPM Segmentation

Conventional SiPMs





Single SiPM




Individual SPADs

Other Approaches – SiPM Segmentation


Conventional SiPMs



Single SiPM




Segmented



Individual SPADs


Other Approaches – SiPM Segmentation

Conventional SiPMs




Less SPADs/F.E.
→ lower capacitance
→ lower noise


Same goal of large area, high fill factor



Single SiPM




Segmented



Individual SPADs

Other Approaches – SiPM Segmentation


Conventional SiPMs




What is the optimal segmentation for a given area?

Less SPADs/F.E.
→ lower capacitance
→ lower noise


Same goal of large area, high fill factor



Single SiPM




Segmented



Individual SPADs


Other approaches – SiPM Segmentation Optimization

Conventional SiPMs



Other approaches – SiPM Segmentation Optimization


Conventional SiPMs



Single array:

Other approaches – SiPM Segmentation Optimization

Conventional SiPMs




Single array:

$$P \propto [C_{SPAD} + C_{In}]^2$$

Other approaches – SiPM Segmentation Optimization

Conventional SiPMs




Single array:

$$P \propto [C_{SPAD} + C_{In}]^2$$

Segmented array:

Other approaches – SiPM Segmentation Optimization

Conventional SiPMs



Single array:


$$P \propto [C_{SPAD} + C_{In}]^2$$

Segmented array:

$$P(N_{seg}) \propto \sum^{N_{seg}} \left[\frac{C_{SPAD}}{N_{seg}} + C_{In} \right]^2$$

Other approaches – SiPM Segmentation Optimization

Conventional SiPMs



Single array:

$$P \propto [C_{SPAD} + C_{In}]^2$$



Segmented array:

$$P(N_{seg}) \propto \sum^{N_{seg}} \left[\frac{C_{SPAD}}{N_{seg}} + C_{In} \right]^2$$

How can C_{in} be optimised... ?

Other approaches – SiPM Segmentation Optimization

Conventional SiPMs



Single array:

$$P \propto [C_{SPAD} + C_{In}]^2$$



Segmented array:

$$P(N_{seg}) \propto \sum^{N_{seg}} \left[\frac{C_{SPAD}}{N_{seg}} + C_{In} \right]^2$$

How can C_{in} be optimised... ?

Other approaches – SiPM Segmentation Optimization

Conventional SiPMs



Single array:

$$P \propto [C_{SPAD} + C_{In}]^2$$

Segmented array:


$$P(N_{seg}) \propto \sum^{N_{seg}} \left[\frac{C_{SPAD}}{N_{seg}} + C_{In} \right]^2$$

How can C_{in} be optimised... ?

For what N_{seg} do you reach the optimal power consumption?

Segmented SiPM for 3D integration


- Coarser pitch for interconnects
- Interposer strategies
 - Passive - PCB
 - Active - CMOS



[15,16]



and partners...





Our 3D Bonding Process

Our strategy for wafer to wafer

Combining high-end optoelectronic process (CCD) with MEMS-type 3D integration technologies

3 substrates, 2 wafer bonding steps, 16 masks and >350 fabrication steps

All at Teledyne DALSA facility (Bromont, Québec)

SPAD




1. SPAD frontend (p^+ n & trenches)

Our strategy for wafer to wafer


Combining high-end optoelectronic process (CCD) with MEMS-type 3D integration technologies

3 substrates, 2 wafer bonding steps, 16 masks and >350 fabrication steps

All at Teledyne DALSA facility (Bromont, Québec)



1. SPAD frontend (p^+n & trenches)



2. Handle wafer direct bonding


SPAD
Handle

Our strategy for wafer to wafer


Combining high-end optoelectronic process (CCD) with MEMS-type 3D integration technologies

3 substrates, 2 wafer bonding steps, 16 masks and >350 fabrication steps


All at Teledyne DALSA facility (Bromont, Québec)



1. SPAD frontend (p^+ n & trenches)



2. Handle wafer direct bonding



3. SPAD backside thinning


Our strategy for wafer to wafer

Combining high-end optoelectronic process (CCD) with MEMS-type 3D integration technologies


3 substrates, 2 wafer bonding steps, 16 masks and >350 fabrication steps

All at Teledyne DALSA facility (Bromont, Québec)


SPAD
Handle
CMOS




1. SPAD frontend (p⁺n & trenches)



2. Handle wafer direct bonding



3. SPAD backside thinning



4. Al-Ge wafer-to-wafer 3D bonding


Our strategy for wafer to wafer

Combining high-end optoelectronic process (CCD) with MEMS-type 3D integration technologies


3 substrates, 2 wafer bonding steps, 16 masks and >350 fabrication steps

All at Teledyne DALSA facility (Bromont, Québec)


SPAD
Handle
CMOS




1. SPAD frontend (p⁺n & trenches)




2. Handle wafer direct bonding



3. SPAD backside thinning



4. Al-Ge wafer-to-wafer 3D bonding



5. Handle wafer removal


Our strategy for wafer to wafer

Combining high-end optoelectronic process (CCD) with MEMS-type 3D integration technologies


3 substrates, 2 wafer bonding steps, 16 masks and >350 fabrication steps

All at Teledyne DALSA facility (Bromont, Québec)


SPAD
Handle
CMOS




1. SPAD frontend (p⁺n & trenches)




2. Handle wafer direct bonding



3. SPAD backside thinning



4. Al-Ge wafer-to-wafer 3D bonding




5. Handle wafer removal





6. SPAD backend (metal contacts)

Our strategy for wafer to wafer - alignment

- Wafer size mismatch between TSMC and DALSA*
- 2 dies in 4x4 shot reserved for PCM structures
 - Alignment
 - Process Control Monitoring (PCM)



Finally, pictures of a real bonded PDCs!




200 mm TSMC 180 nm CMOS wafer




Resized to 150 mm


First 3D bonded wafers,
received October 13th



Finally, pictures of a real bonded PDCs!



Repeated pattern over the whole wafer




200 mm TSMC 180 nm CMOS wafer




Resized to 150 mm


First 3D bonded wafers,
received October 13th



Finally, pictures of a real bonded PDCs!



Repeated pattern over the whole wafer




200 mm TSMC 180 nm CMOS wafer

Process monitoring structures
and
bonding alignment




Resized to 150 mm

First 3D bonded wafers,
received October 13th




"Real" PDC

Finally, pictures of a real bonded PDCs!



Repeated pattern over the whole wafer




200 mm TSMC 180 nm CMOS wafer

Process monitoring structures
and
bonding alignment



Resized to 150 mm


First 3D bonded wafers,
received October 13th




“Real” PDC

Side view of bonded SPAD


UDS




SPAD and CMOS oriented setups



Single-probe quenching circuit for SPAD testing in Geiger-mode [1,17]



View from the front of the probe card




Probe card on the station

Preliminary Results on 3D Bonded Wafers - SPADs

Foundry process monitoring measurements


- All in specs on the 3 wafers
- Breakdown voltage on specifications: $25.28V \pm 0.18V\sigma$



Preliminary Results on 3D Bonded Wafers - SPADs


Foundry process monitoring measurements

- All in specs on the 3 wafers
- Breakdown voltage on specifications: $25.28V \pm 0.18V\sigma$



SPAD performances: comparable to our previous SPADs


- DCR ~ 50-60 cps/SPAD @ 20-25% OV @ RT \rightarrow ~0.03 cps/ μm^2
- Afterpulsing 1.3%



Preliminary Results on 3D Bonded Wafers - SPADs


Foundry process monitoring measurements

- All in specs on the 3 wafers
- Breakdown voltage on specifications: $25.28V \pm 0.18V\sigma$




SPAD performances: comparable to our previous SPADs

- DCR ~ 50-60 cps/SPAD @ 20-25% OV @ RT \rightarrow ~0.03 cps/ μm^2
- Afterpulsing 1.3%



Measurements to come for PDP and timing resolution, with expectations of:



- PDP: ~50% from 400 to 550 nm
- Timing: ~20 to 30 ps @ 410 and 820 nm respectively



Preliminary results on 3D bonded wafers - Contacts

Contacts top layer to CMOS (Al-Ge eutectic + SiTSV)




- 14 112 connections tested
- **Yield higher than 99.7% @ 6σ confidence → 2 defective per 1000**



Preliminary results on 3D bonded wafers - Contacts

Contacts top layer to CMOS (Al-Ge eutectic + SiTSV)

- 14 112 connections tested
- **Yield higher than 99.7% @ 6σ confidence** → 2 defective per 1000




Measurements to come

- Defining and measuring yield based on CMOS functionalities and power draw
- Identifying “patterns” in our wafer layout → yield optimisation


Powering those measurements: Our Test Platform

- Readout and control implemented in ZCU102 FPGA dev-board




Powering those measurements: Our Test Platform

- Readout and control implemented in ZCU102 FPGA dev-board



Powering those measurements: Our Test Platform

- Readout and control implemented in ZCU102 FPGA dev-board
- Open to share



Conclusion

- Key milestones achieved in the past months
- Testing our first 3D integrated PDCs
 - Exciting times for us, but also for you!
- Hoping to share our test platform
- Upcoming tests and characterisation to guide further optimisation and maturity of our process
- Design of the precise timing PDC

Université de Sherbrooke

Jean-François Pratte

Serge Charlebois

Artur Turala

Frédéric Nolet

Frédéric Vachon

Gabriel Lessard

Guillaume Théberge-Dupuis

Jérémy Chenard

Jérôme Deshaires

Keven Deslandes

Nicolas Roy

Raffaele Aaron Giampaolo

Robin Scarpellini

Samuel Parent

Sean Prentice

Simon Carrier

Tommy Rossignol

Olivier Lepage

Collaborators

Fabrice Retiere (TRIUMF)

Lorenzo Fabris (ORNL)

Stéphane Martel (TDSI)

Simon Viel (Carleton)

Roger Lecompte (CIMS)

nEXO Collaboration

nEXO Canada

ARGO Collaboration



Arthur B. McDonald
Canadian Astroparticle Physics Research Institute



*Fonds de recherche
sur la nature
et les technologies*

Québec



CANADA
FIRST
RESEARCH
EXCELLENCE
FUND

APOGÉE
CANADA
FONDS
D'EXCELLENCE
EN RECHERCHE



UNIVERSITÉ DE
SHERBROOKE²⁶

Thank you



Backups

Available 3D Integrated Processes and Considerations

- It is all about the wavelengths of interest!
- Mismatch between what drives industry and what we need:


	Industry: Camera and LIDAR	Radiation instrumentation & Medical Imaging: scintillation light and charged particles
Wavelengths of interest	visible to near-infrared => BSI	ultraviolet to visible => FSI
Timing resolution	~300 of ps	down to < 10 ps
Pixel size	small (<10 µm) for density	large (50-100 µm) for greater fill factor
Integrated circuit technologies	sub-100 nm (\$\$\$)	chosen for the purpose (aim at the best PDE, timing resolution and noise)

Costs of 3D PDCs – how can we evaluate it?

- CMOS layer (180 nm)
 - ~110k USD per mask set, 1,600 per wafers
 - 616 usable dies per wafer => $110k + \sim 3 \text{ USD/die}$ ($5 \times 5 \text{ mm}^2$)
- 65 nm: ~4x the cost of 180 nm but more area per wafer
- SPAD Layer, comparable to commercial SiPMs (price/area)
- 3D bonding technique: ???
- Factor in yield in this equation?
- Consider the price as both the SiPM tiles, their frontend and assembly. Is it that much more expensive?


Scaling Towards Large Scale: Photodetection Module

UDS




Power consumption in SiPM readout

Conventional SiPM




Preliminary study

$$P \propto [C_{SiPM} + C_{In}]^2$$




Single SiPM

$$P \propto \sum^{N_{seg}} \left[\frac{C_{SiPM}}{N_{seg}} + C_{In}(N) \right]^2$$



N Segments

$$P \propto M \cdot DCR \cdot E_{trigger}$$





M Individual SPADs

Analog front-end (before digitization)

No analog front-end

Other Approaches – SiPM Segmentation and Power Consumption

Analog SiPMs



Segmented

What is the optimal segmentation?

Single array:

$$P \propto [C_{SiPM} + C_{In}]^2$$


Segmented array:

$$P(N_{seg}) \propto \sum^{N_{seg}} \left[\frac{C_{SiPM}}{N_{seg}} + C_{In} \right]^2$$

How can C_{in} be optimised... ?

Other approaches – SiPM Segmentation

Conventional SiPMs



What is the optimal segmentation?

Single array:

$$P \propto [C_{SPAD} + C_{In}]^2$$

Segmented array:

$$P(N_{seg}) \propto \sum^{N_{seg}} \left[\frac{C_{SPAD}}{N_{seg}} + C_{In}(N_{seg}) \right]^2$$

How can C_{in} be optimised... ?

Power consumption of 180

From T. Rossignol et al. [2]

$$P_{\text{total}} = P_{\text{static}} + P_{\text{events}} + P_{\text{clock}} + P_{\text{buf}}$$


P_{static} : 65 μW for 4m²

$$P_{\text{events}} (W) = 8.8 \times 10^{-12} (\text{J}) \times R_{\text{events}} (\text{cps})$$

$$P_{\text{clock}} (W) = 1.8 \times 10^{-9} (\text{J}) \times R_{\text{acq}} \times N_{\text{clock cycles/acq}}$$

$$P_{\text{buf}} (W) = 85 \times 10^{-12} (\text{J}) \times R_{\text{acq}} \times N_{\text{bits/acq}}$$


For nEXO (DCR = 50 cps/mm²) => 140 $\mu\text{W/PDC}$, 560 $\mu\text{W/cm}^2$




<https://doi.org/10.1109/JEDS.2024.3359088>

2D vs 3D Measurement: Single-Photon Timing Resolution

UdS



- The increased jitter of the 3D SPADs is linked to a flawed contact (non-ohmic and high valued)
 - Reduces the signal rising slope



- Process correction confirmed
 - New timing measurements to come

Single SPAD measurement (3D mechanical SPADS)

UDS

			103.8	89.6	459.0	64.7	25003.9			
	127.9	79.5	62.2	61.6	50.0	42.0	33989.3	63.1	75.1	
131.2	105.9	71.4	2901.6	43.6	43.4	36.8	41.6	51.3	84.8	96.1
116.0	94.3	14648.6	44.1	38.6	44.4	37.5	39.2	48.7	205.2	114.3
194.0	79.2	46.5	38.1	38.1	47.3	35.5	42.7	51.6	91.9	118.9
3944.2	2404.2	69.4	47.6	41.7	32.6	38.1	41.0	46.1	71.1	118.7
320.7	108.3	61.8	42.4	40.6	38.1	41.6	43.2	45.6	75.9	111.1
346.8	160.8	517.7	69.8	32183.7	58.3	45.1	48.3	70.2	106.9	148.6
	207.7	163.2	1654.5	101.7	116.7	136.7	83.9	141.5	230.5	
			119.5	219.7	164.9	645.8	203.8			



Dark count rate (cps)

			24.41	24.27	24.32	24.27	24.37			
	24.51	24.49	24.40	24.34	24.34	24.34	24.30	24.38	24.48	
24.46	24.34	24.43	24.41	24.38	24.38	24.30	24.32	24.32	24.20	24.29
24.48	24.37	24.45	24.41	24.43	24.35	24.26	24.49	24.41	24.18	24.04
24.45	24.45	24.45	24.40	24.40	24.23	24.21	24.18	24.23	24.05	24.04
24.34	24.43	24.46	24.48	24.32	24.32	24.32	24.30	24.16	24.12	24.09
24.23	24.46	24.45	24.43	24.32	24.24	24.23	24.24	24.30	24.09	24.13
24.41	24.26	24.35	24.32	24.27	24.12	24.26	24.35	24.23	24.18	24.27
	24.38	24.41	24.26	24.16	24.16	23.93	24.26	24.16	24.21	
			24.35	24.23	24.16	23.90	24.26			


Breakdown voltage (V)

DCR distribution and screamers


- Median DCR of ~0.05 cps/um²
- Outliers represent less than 10% of the population and are typical for SPAD (point defects) [1]
- Concentric distribution of the dark noise is caused by metal contacts misalignment during in-process issues (known solution underway).



Our strategy for wafer-to-wafer bonding - contacts




Full-thickness opto-electrical isolation trenches
→ TSV-less architecture



Wirebond directly on CMOS


Our strategy for wafer-to-wafer bonding - contacts






Full-thickness opto-electrical isolation trenches

→ TSV-less architecture

Currently done at the die-level



Multi-chip-to-wafer

<i>Bonding Methods</i>	<i>Die-to die</i>	<i>Wafer-to-wafer</i>	<i>Die-to-wafer</i>	<i>Advanced die-to-wafer</i>
<u>Known good die</u>				
Stacking procedure	Pick & place	Wafer bonding	Pick & place	Self-assembly & batch transfer
High production throughput	No	Yes	Yes/No	Yes
High production yield	Yes	No	Yes	Yes
High flexibility in chip size	Yes	No	Yes	Yes
High feasibility for different material & device stack in layers	Yes	No	Yes	Yes
Applications	Packaging	DRAM (high-yield products)	Image sensor, logic, memory, MEMS, etc.	Image sensor, logic, memory, MEMS, etc.

Stmicros 3D40 Process

Abstract—We present a $10.17\mu\text{m}$ pitch 3D-stacked backside illuminated Single Photon Avalanche Diode (SPAD). The wafer stack features a fully custom top tier process which is highly optimized for optical performance and a 40nm bottom tier which enables dense and low-power signal processing, local to the pixel array. State-of-the-art pixel performance is presented with a specific focus on high-sensitivity, low power, and high-speed operation. With a minimum operating voltage of 19.1V (at 60°C) a PDE of 18.5% is obtained at 940nm, with a 2.5V excess bias (which rises to 22% at 3.5V), with low DCR and low Jitter. This is achieved while consuming only 70fC of charge per pulse. The combination of low breakdown voltage and low charge per pulse minimizes power consumption which is essential for array scaling and for enabling low-power portable applications. With the selected sensing circuit design, tailored for high frequency performance, 85Mcps Max Count Rate is achieved, with a 2.5V excess bias (rising to $>110\text{Mcps}$ at 3.5V), significantly reducing the pressure on pixel pitch reduction to cope with high illumination levels.

Keywords— SPAD pixel, 3D 40nm SPAD technology, Low Power, High Count Rate, LIDAR, portable applications.




Fig. 7. Pixel schematics including the SPAD diode, the quenching resistor R_Q , the Metal-Oxide-Metal coupling capacitor, the readout circuitry, and the disabling circuitry. Expected voltage swing observed at the SPAD cathode (green), the pulse shaping node (yellow) and after the inverter (purple).





Fig. 1. Cross-section of our 3D-stacked backside illuminated SPAD pixel.


- Using ST's 3D40 process
- Top Tier SPADs 90 nm
- Bottom Tier CMOS 40 nm
- $1.4 \text{ mm} \times 1.4 \text{ mm}$, 3D-integration integrated
- SPAD Layer
 - $8 \mu\text{m}$ pixels (BSI)
 - 45 % fill factor
- CMOS Layer
 - 390 ps gating resolution
 - Power consumption
 - 10 mW for Vdd (core); 100 mW for SPADs
 - Time resolved (390 ps)



<https://ieeexplore.ieee.org/document/8777979>


Side view of bonded SPAD

UDS




Side view of bonded SPAD

UDS



Status and results - SPADs


- Early stages of measurements on CMOS-bonded SPADs PCMs
- Expectations from 3D mechanically-bonded SPADs



			103.8	89.6	459.0	64.7	25003.9			
	127.9	79.5	62.2	61.6	50.0	42.0	33989.3	63.1	75.1	
131.2	105.9	71.4	2901.6	43.6	43.4	36.8	41.6	51.3	84.8	96.1
116.0	94.3	14648.6	44.1	38.6	44.4	37.5	39.2	48.7	205.2	114.3
194.0	79.2	46.5	38.1	38.1	47.3	35.5	42.7	51.6	91.9	118.9
3944.2	2404.2	69.4	47.6	41.7	32.6	38.1	41.0	46.1	71.1	118.7
320.7	108.3	61.8	42.4	40.6	38.1	41.6	43.2	45.6	75.9	111.1
346.8	160.8	517.7	69.8	32183.7	58.3	45.1	48.3	70.2	106.9	148.6
	207.7	163.2	1654.5	101.7	116.7	136.7	83.9	141.5	230.5	
			119.5	219.7	164.9	645.8	203.8			

DCR (cps)


Our future roadmap and objectives



Status and results – CMOS/PDC


- Mapping whole wafer
- Testing various functionalities
- What makes for a known good die?
 - Power draw
 - Digital core «working »
 - Frontend working
- Yield optimisation

Core



Current draw
from different
supplies

Frontend



IO

References

- [1] Wafer-Level Characterization and Monitoring Platform for Single-Photon Avalanche Diode, S. Parent, IEEE Journal of the Electron Devices Society, 2024, 10.1109/JEDS.2024.3359088
- [2] A 3D photon-to-digital converter readout for low-power and large-area applications. T. Rossignol et al., Journal of Instrumentation, Volume 19, September 2024, 10.1088/1748-0221/19/09/P09017
- [3] Development of a Configurable Photon-to-Digital Converter in 65 nm, Raffaele Aaron Giampaolo,NSS-MIC-RTSD 2024
- [4] Rethinking boundaries: 3D integration and advanced packaging as performance drivers, Perceval Coudrain (CEA), ISSW2024, R01.3
- [5-13] Camera and Lidar trends examples...
- [14] Gramuglia, Francesco, et al. "CMOS 3D-Stacked FSI Multi-Channel Digital SiPM for Time-of-Flight Vision Applications." 2021 International Image Sensor Workshop. No. CONF. International Image Sensors Society, 2021.
- [15] FBK roadmap towards the next generation of 2.5D and 3D integrated SiPMs, Alberto Gola, Digital SiPM and SPAD based sensor - Tutorial, 2024 IEEE NSS MIC RTDS
- [16] Advancements in the Atari Project: Development of a SiPM Sensor with Active CMOS Interposer, Alfiero Leoni, Digital SiPM and SPAD based sensor - Tutorial, 2024 IEEE NSS MIC RTDS
- [17] Vachon, Frédéric, et al. "Measuring count rates free from correlated noise in digital silicon photomultipliers." Measurement Science and Technology 32.2 (2020): 025105.