

Tutorial on GPU Optimization

Ziv Ilan- Solution Architect, NVIDIA Sergio Perez - Solution Architect, NVIDIA Harshita Seth - Solution Architect, NVIDIA

Agenda of the tutorial

- Demo of TensorRT + Triton
- Build a TensorRT-LLM engine of Gemma 2B
- Evaluate the engine on MMLU
- Launch the Triton inference server
- Measure the throughput of Triton inference server
- Optional Compare to quantized versions of Gemma 2B

How to connect to your tutorial instance?

•Create your NVIDIA account **https://learn.nvidia.com/join**

•Navigate to **https://learn.nvidia.com/dli-event**

- •Enter the event code: **CERN_XLAB_SE24**
- •Click on Start this will spin up an Nvidia A10 32GB cloud instance
- •It takes 10-15 minutes for the environment and the model artifacts to load

Demo: LLaMA 7B with TensorRT-LLM + Triton

[Source code available in our Github repo](https://github.com/triton-inference-server/tutorials/blob/main/Popular_Models_Guide/Llama2/trtllm_guide.md)

Demo Video

MMLU Overview

Academic benchmarks to evaluate LLMs

The MMLU (Measuring Massive Multitask Language Understanding) metric is a benchmark designed to evaluate the performance of large language models across a wide range of tasks and domains, providing a comprehensive assessment of a model's general knowledge, reasoning, and language understanding abilities.

Quantization

How to Choose a Precision

- Best precision varies by application
	- FP8 activations generally provides best performacne
- Weight quantization reduces memory footprint & traffic
	- Reduces latency
	- Can fit larger models
	- Costs compute time to unpack the weights
- Activation quantization saves on compute
	- Improves throughput
	- Can run larger batch sizes
- W*X*A*Y* = weights quantized to *X* bits, and activations to *Y*
- [Quantization Guide](https://github.com/NVIDIA/TensorRT-LLM/blob/main/docs/source/blogs/quantization-in-TRT-LLM.md)

SQ = Smooth Quant **WO** = Weight Only **AWQ** = Activation Aware Quantization

Wrapping up: Trends in model compression

Distilling the Knowledge of LLMs into SLMs

Train only the largest LLM and get smaller models with similar quality

How to Prune and Distill Llama-3.1 8B to an NVIDIA Llama-3.1-Minitron 4B **Model**

Aug 14, 2024

 $+32$ Like Discuss (5)

By Sharath Sreenivas, Vinh Nguyen, Saurav Muralidharan, Marcin Chochowski and Raviraj Joshi

FP4 Format Supported in Blackwell Platform

New FP4 format for inference

Data Center / Cloud

English \vee

NVIDIA Blackwell Platform Sets New LLM Inference Records in MLPerf Inference v4.1

Aug 28, 2024

 $+19$ Like Discuss (1)

By Ashraf Eassa, Ashwin Nanjappa, Zhihan Jiang, Yiheng Zhang, Jun Yang, Zihao Kong and Shengliang Xu

See blog<https://developer.nvidia.com/blog/nvidia-blackwell-platform-sets-new-llm-inference-records-in-mlperf-inference-v4-1/>

The GPU Journey Continues: Stay Ahead of the Curve and Keep Innovating

Take your next steps in one of the following platforms

https://developer.nvidia.com/ https://build.nvidia.com/ https://build.nvidia.com/

MONDIA

Thank you!

Ziv Ilan - Solution Architect, NVIDIA Sergio Perez - Solution Architect, NVIDIA Harshita Seth - Solution Architect, NVIDIA **Extra slides about TensorRT features**

LAYER & TENSOR FUSION

Optimizes use of GPU memory and bandwidth by fusing nodes in a kernel

- **EX Combines successive nodes into a single node, making single** kernel execution
- **EX Significantly reduces number of layers to compute, resulting in** faster performance
- **Eliminates unnecessary memory traffic by removing** concat/slice layers
- See the supported fusion list

KERNEL AUTO-TUNING

Selects best data layers and algorithms based on the target GPU platform

- **EXTER** Hundreds of specialized kernels optimized for every GPU Platform
- **· TensorRT optimizer uses runtime profile to select the best performance** kernels
- **Ensures best performance for specific deployment platform and** specific neural network

DYNAMIC TENSOR MEMORY

Minimizes memory footprint and reuses memory for tensors efficiently

- **E** Reduces memory footprint and improves memory re-use
- **Graph optimizer combines tensors into regions**
- Region lifetime is a section of network execution time
- **Memory Optimizer assigns regions to blocks; regions assigned** to a block have disjoint lifetimes
- **■** Just like register allocation

DYNAMIC TENSOR MEMORY

Minimizes memory footprint and reuses memory for tensors efficiently

- **E** Reduces memory footprint and improves memory re-use
- **Graph optimizer combines tensors into regions**
- Region lifetime is a section of network execution time
- **Memory Optimizer assigns regions to blocks; regions assigned** to a block have disjoint lifetimes
- **■** Just like register allocation

TIME FUSION

Optimizes recurrent neural networks over time steps with dynamically generated kernels

- **Recurrent Neural Network Optimizations**
- **Deploy highly optimized ASR and TTS**
- **EX Compiler fuses pointwise ops, fuses GEMMs and compute** efficiently across time steps

QUANTIZATION AWARE TRAINING

Improved accuracy for INT8 inference

- **EXECUTE ACCUTE ACCUTECY COMPARED TO POST Training Quantization (PTQ)**
- **Quantize state of the art models with minimal loss of accuracy**
- **EXECTE:** TensorRT optimizes the Q/DQ graph for inference without compromising performance
- **Quantization Toolkit available for PyTorch and TensorFlow in OSS** supporting QAT, PTQ and export to ONNX

LoRA & Customization

Efficiently Supporting Customer User Experience

- LoRA & Prompt tuned models are support in TRT-LLM
- Support mulitple customers with a single model
- Dynamically swap LoRA's at runtime
- SLoRA / LoRAx caching adapters on device
- Base model can be quantized for memory savings
	- QLoRA in progress

User Specific LoRAs

Dynamically Swap LoRAs based on User

KV Cache & Attention Techniques

(Sliding) Window Attention, & Streaming LLM

- Allow for longer (sometimes unlimited) sequence length
	- Reduces KV Cache Memory usage
	- Avoids OOM Errors
- (Sliding) Windowed Attention evict tokens based on arrival
	- Significantly reduces memory usage
	- Can negatively impact accuracy or require recomputing KV
- [Streaming-LLM](https://github.com/mit-han-lab/streaming-llm) allows for unlimited sequence length
	- Does not evict Attention Sinks (important elements)
	- KV Cache stays constant size
	- Does not require recompute & does not impact accuracy
	- Particulary beneficial for multi-turn (ie. chat) usecases

Attention KV Cache Usage *(Less is Better)*

KV Cache Reusage

System Prompt Caching & Block reusage

Allows for interactive/ turn based systems & System Prompts

- Load prior KV cachce blocks to avoid recomupation
	- Saves significant compute
	- Reduces Start-up time
- Block resuage allows for turn-based (chat) applications
	- Allows for additional options for intelligently reusing blocks
- System prompts allows for a preset KV cache for the LLM
	- E.g. to give rules, personality, or prior knowledge

Inflight Batching

Maximing GPU Utilization during LLM Serving

TensorRT-LLM provides custom Inflight Batching to optimize GPU utilization during LLM Serving

- Replaces completed requests in the batch
	- Evicts requests after EoS & inserts a new request
- Improves throughput, time to first token, & GPU utilizaiton
- Integrated directly into the TensorRT-LLM Triton backend
- Accessible though the TensorRT-LLM Batch Manager

Static Batching

Inflight Batching

KV Cache Optimizations

Paged & Quantized KV Cache

Paged KV Cache improves memory consumption & utilization

- Stores keys & values in non-contiguous memory space
- Allows for reduced memory consumption of KV cache
- Allocates memory on demand

Quantized KV Cache improves memory consumption & perf

- Reduces KV Cache elements from 16b to 8b (or less!)
- Reduces memory transfer improving performance
- Supports INT8 / FP8 KV Caches

Both allow for increased peak performance

KV Cache Contents: **TensorRT-LLM optimizes inference on NVIDIA GPUs …**

Traditional KV Caching

Paged KV Cache

Quantized Paged KV Cache

Multi-Modal Support

Current support & adding more

- TensorRT-LLM supports BLIP, LLaVa, & Nougat VLMs
	- Including many derivatives of these models
- Utilizes TensorRT & TensorRT-LLM
	- Vision encoder in TensorRT
		- Standard ONNX export path to TRT
	- LLM running in TensorRT-LLM
	- Output of Vision encoder passed to TensorRT-LLM
- Any model similar to the supported can be added
	- Replace vision encoder or LLM with appropriate model
	- See **[examples/multimodal](https://github.com/NVIDIA/TensorRT-LLM/tree/main/examples/multimodal)**

Multi-Modal

This document shows how to run multimodal pipelines with TensorRT-LLM, e.g. from image+text input modalities to text output.

Multimodal models' LLM part has an additional parameter --max multimodal len compared to LLM-only build commands. Under the hood, max multimodal len and max prompt embedding table size are effectively the same concept, i.e., prepended/concatenated embeddings (either multimodal feature embeddings or prompt tuning embeddings) to the LLM input embeddings. The multimodal features from the visual encoder of shape [batch_size, num_visual_features, visual_hidden_dim] is flattened as [batch_size * num_visual_features, visual hidden dim] and passed like a prompt embedding table.

We first describe how to run each model on a single GPU. We then provide general guidelines on using tensor parallelism for LLM part of the pipeline.

-
-
-
-
-

BLIP2-T5

```
Multi-Modal Examples
```

```
-use bert attention plugin \
--use_gpt_attention_plugin \
--use gemm plugin \
-dtype bfloat16 \
-max_beam_width 1 \
-max batch size 8 \setminus-max encoder input len 924 \
--max_output_len 100 \
```
-max multimodal len 256 # 8 (max batch size) * 32 (num visual features)

NOTE: max_multimodal_len = max_batch_size * num_visual_features, so if you change max_batch_size, max multimodal length MUST be changed accordingly.

The built T5 engines are located in ./trt engines/\${MODEL NAME}/1-gpu/bfloat16/tp1

3. Build TensorRT engines for visual components

Optimized Attention

Custom Implementations for Attention

- Custom optimized CUDA kernels for Attention
	- Similar to FlashAttentionV2
- Optimized for A100 & H100
- Kernels for Encoder & Decoder, as well as context & prefill
- Supports MHA, MQA, GQA

Multi-GPU Multi-Node

Sharding Models across GPUs

- Supports Tensor & Pipeline parallelism
- Allows for running very large models (tested up to 530B)
- Supports multi-GPU (single node) & multi-node
- TensorRT-LLM handles communication between GPUs
- Examples are parametrized for sharding across GPUs

No Parallelism

Tensor Parallel Pipeline Parallel